期刊文献+

一种降低电路泄漏功耗的多阈值电压方法 被引量:1

A Multi-Threshold Voltage Method for Alleviating Circuit Leakage Power Consumption
下载PDF
导出
摘要 目前,多阈值电压方法是缓解电路泄漏功耗的有效手段之一。但是,该方法会加重负偏置温度不稳定性(NBTI)效应,导致老化效应加剧,引起时序违规。通过找到电路的潜在关键路径集合,运用协同优化算法,将关键路径集合上的门替换为低阈值电压类型,实现了一种考虑功耗约束的多阈值电压方法。基于45nm工艺模型及ISCAS85基准电路的仿真结果表明,在一定功耗约束下,该方法的时延改善率最高可达12.97%,明显优于常规多阈值电压方法。电路的规模越大,抗泄漏功耗的效果越好。 The multi-threshold voltage method is an effective way to alleviate the circuit leakage power consumption today.However,the influence of negative bias temperature instability (NBTI)on the circuit was aggravated with the multi-threshold voltage method.NBTI will exacerbate the aging effect and lead to timing violation.According to the preset timing margin,the potential critical paths could be found and the gates in these paths could be replaced with the low threshold voltage type through the collaborative optimization algorithm.Thus, a multi-Vth method considering power constraints for mitigating circuit aging was proposed.Experimental results based on 45nm process model and ISCAS85benchmark circuits showed that the after-aging delay improvement was up to 12.97%with the power constraints,which was obviously better than the existing multi-threshold voltage schemes.In addition,the anti-aging effect could be better if the integration scale of the circuit was larger.
作者 张姚 易茂祥 王可可 吴清焐 丁力 梁华国 ZHANG Yao;YI Maoxiang;WANG Keke;WU Qingwu;DING Li;LIANG Huaguo(School of Electronic Science and Applied Physics,He f ei University of Technology,He f ei 230009,P.R.China)
出处 《微电子学》 CAS CSCD 北大核心 2018年第6期839-845,共7页 Microelectronics
基金 国家自然科学基金面上项目(61371025 61674048)
关键词 负偏置温度不稳定性 泄漏功耗 多阈值电压 NBTI leakage power multi-threshold voltage
  • 相关文献

参考文献1

二级参考文献10

  • 1CHEN Zhan-ping, JOHNSON M, WEI Li-qiong, et al.Estimation of standby leakage power in CMOS circuit considering accurate modeling of transistor stacks [C]//Proceedings of the 1998 International Symposium on Low Power Electronics and Design. Monterey: ACM, 1998,239 - 244. 被引量:1
  • 2KETKAR M, SAPATNEKAR S S. Standby power optimization via transistor sizing and dual threshold voltage assignment [C]// IEEE/ACM International Conference on Computer Aided Design. San Jose: IEEE/ACM,2002:375 - 378. 被引量:1
  • 3XU Yong-jun, LUO Zu-ying, CHEN Zhi-guo, et al.Minimum leakage pattern generation using stack effect[C]//Proceedings of the 5th International Conference on ASIC, Beijing:IEEE, 2003(2):1239 - 1242. 被引量:1
  • 4ROY K, MUKHOPADHYAY S, MAHMOODI-MEIMAND H. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits [C] // Proceedings of the IEEE. [S.l.]:IEEE,2003, 91 (2) : 305 - 327. 被引量:1
  • 5MUKHOPADHYAY S, RAYCHOWDHURY A, ROY K. Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling [C] // Proceedings of the 39th Design Automation Conference. New Orleans:DAC, 2003 : 169 - 174. 被引量:1
  • 6ABDOLLAHI A, FALLAH F, PEDRAM M. Leakage current reduction in CMOS VLSI circuits by input vector control [J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2004, 12(2) : 140 - 154. 被引量:1
  • 7MUKHOPADHYAY S, MAHMOODI-MEIMAND H,NEAU C, et al. Leakage in nanometer scale CMOS circuits [C]// 2003 International Symposium on VLSI Technology, Systems, and Applications. Tainan:IEEE, 2003:307 - 312. 被引量:1
  • 8TAUR Y, NING T H. Fundamentals of modern VLSI devices [M]. Cambridge: Cambridge University Press,1998. 被引量:1
  • 9LEE D, BLAAUW D, SYLVESTER D. Gate oxide leakage current analysis and reduction for VLSI circuits[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2004, 12(2):155 -166. 被引量:1
  • 10何剑春,陆思安,何乐年,葛海通,严晓浪.超深亚微米芯片互连线电感提取技术及应用[J].浙江大学学报(工学版),2002,36(6):638-641. 被引量:2

同被引文献3

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部