期刊文献+

不同工艺尺寸CMOS器件单粒子闩锁效应及其防护方法 被引量:6

Single event latch-up effect and mitigation technique in different sized CMOS devices
下载PDF
导出
摘要 基于建立的不同工艺尺寸的CMOS器件模型,利用TCAD器件模拟的方法,针对不同工艺CMOS器件,开展了不同工艺尺寸CMOS器件单粒子闩锁效应(SEL)的研究。研究表明,器件工艺尺寸越大,SEL效应越敏感。结合单粒子闩锁效应触发机制,提出了保护带、保护环两种器件级抗SEL加固设计方法,并通过TCAD仿真和重离子试验验证防护效果,得出最优的加固防护设计。结果表明,90nm和0.13μm CMOS器件尽量选用保护带抗SEL结构,0.18μm或更大工艺尺寸CMOS器件建议选取保护环抗SEL结构。 Based on the designed models of 90nm,0.13μm and 0.18μm CMOS devices,the single event latch-up(SEL)effect of different sized CMOS devices have been studied by TCAD.It shows that with the increase of process dimension of the CMOS devices,the CMOS devices will be more sensitive to SEL,while they are not SEL hardened.According to the trigger mechanism of SEL effect,two SEL preventing layouts(the structures of guard band and guard ring)were designed.Finally,the two types of structures were verified with TCAD and heavy ions facilities.The results suggest that for 90nm and 0.13μm CMOS devices,the guard band structure is better,for 0.18μm CMOS device,the guard ring structure is recommended.
出处 《强激光与粒子束》 EI CAS CSCD 北大核心 2014年第7期264-269,共6页 High Power Laser and Particle Beams
基金 国家自然科学基金项目(41304148) 基础科研项目(A1320110028) 中国科学院支撑技术项目(110161501038) 中国科学院知识创新工程青年基金项目(O82111A17S)
关键词 不同工艺尺寸 单粒子闩锁效应 SEL三维仿真模型 防护结构 重离子辐照 different process dimensions single event latch-up effect 3Dsimulation model of SEL mitigation technique heavy-ion radiation
  • 相关文献

参考文献5

二级参考文献63

  • 1冯彦君,华更新,刘淑芬.航天电子抗辐射研究综述[J].宇航学报,2007,28(5):1071-1080. 被引量:70
  • 2牛振红,郭旗,任迪远,刘刚,高嵩.SiGe HBT^(60)Coγ射线辐照效应及退火特性[J].Journal of Semiconductors,2006,27(9):1608-1611. 被引量:4
  • 3贺朝会,李永宏,杨海亮.单粒子效应辐射模拟实验研究进展[J].核技术,2007,30(4):347-351. 被引量:18
  • 4Wang J J, Katz R B, Sun J S, et al. SRAM based re programmable FPGA for space applications[J]. IEEE Trans on Nuclear Science, 1999, 46(6):1728 -1735. 被引量:1
  • 5Allen G R, Swift G M. Single event effects test results for advanced field programmable gate arrays [C]//Radiation Effects Data Workshop. 2006 : 115-120. 被引量:1
  • 6Leroy D, Gaillard R, Schaefer E, et al. Variation of SRAM alpha induced soft error rate with technology node [C]//Rhodes: On-Line Testing Symposium, 2008 : 253-257. 被引量:1
  • 7Felix J A, Dodd P E, Shaneyfelt M R, et al. Radiation response and variability of advanced commercial foundry technologics[J]. IEEE Trans on Nuclear Science, 2006, 53(6):3187-3194. 被引量:1
  • 8Duzellier S, Ecoffet R. Recent trends in single event effect ground testing[J]. IEEE Trans on Nuclear Science, 1996, 43(2) :671- 677. 被引量:1
  • 9Stephen J H, Sanderson T K, Mapper D, et al. Cosmic ray simulation experiments for the study of single event upsets and latch up in CMOS memories [J].IEEE Trans on Nuclear Science, 1983, 30(6) :4464-4469. 被引量:1
  • 10Miyahira T F, Johnston A H, Becker H N, et al. Catastrophic latchup in CMOS analog-to digital converters[J].IEEE Trans on Nuclear Science, 2001, 48(6) :1833- 1840. 被引量:1

共引文献18

同被引文献43

引证文献6

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部