期刊文献+

基于NoC分布式多核系统中任务迁移的实现 被引量:1

Implementation of Task Migration in Distributed Multi-core System Based on NoC
下载PDF
导出
摘要 为降低多核系统中任务迁移的开销,在片上网络分布式多核系统的基础上实现一种低开销的任务迁移方案。借助于多核消息传递接口模型中并行程序与任务映射无关的特点,采用更新任务映射表的方式完成任务的重新映射,通过在μC/OS-II操作系统中传递任务的堆栈以及任务控制块实现任务状态在多核节点间的传递,任务迁移到另一节点后能够恢复原来的状态继续执行,不需要传递任务代码,并且任务状态的保存不需要迁移点。实验结果证明,该任务迁移方案能够及时响应任务迁移请求,具有低开销的特点,可较好地满足系统中任务的实时性要求。 In order to decrease task migration overhead in distributed multi-core system, a low-cost task migration scheme is implemented on the distributed multi-core system based on Network on Chip(NoC). The task migration scheme depends on the distributed multi-core system message passing interface, in which program is independent of task mapping. Task is remapped by updating task mapping table. The task state including task stack and task control block in μC/OS-II operating system is transferred to another node, on which the migrated task restores execution. The task migration scheme needs not transfer task code, and task state saving does not use checkpoints. Experimental results show that in this migration scheme, the task migration scheme has little influence on task execution and immediate response to migration request. Therefore, the task migration scheme is low cost and can meet real-time requirements in system.
出处 《计算机工程》 CAS CSCD 2014年第5期289-294,共6页 Computer Engineering
基金 中央高校基本科研业务费专项基金资助项目(HIT.NSRIF.2014039) 国防重点学科实验室开放基金资助项目
关键词 分布式多核系统 任务迁移 低开销 多核消息传递接口 任务映射表 迁移点 distributed multi-core system task migration low-cost multi-core message passing interface task mapping table transfer point
  • 相关文献

参考文献4

二级参考文献16

  • 1BALAKRISHNAN S,RAJWAR R,UPTON M,et al. The impact of performance asymmetry in emerging multi-core architectures[C] // Proceedings of International Symposium on Computer Architecture. Washington,DC:IEEE Computer Society,2005:506-517. 被引量:1
  • 2KUMAR R,FARKAS K I,JOUPPI N P,et al. Single-SA heterogeneous multi-core architectures: The potential for processor power reduction[EB/OL].[2010-10-20].http://www.microarch.org/micro36/html/pdf/kumar-SingleISAHeterogen.pdf. 被引量:1
  • 3KUMAR R,TULLSEN D M,NORMAN P. Jouppi: Core architecture optimization for heterogeneous chip multiprocessors[C] // Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques. New York:ACM,2006: 23-32. 被引量:1
  • 4EKMAN M,STENSTROM P. Performance and power impact of issue-width in chip-multiprocessor cores[C] // International Conference on Parallel Processing.New York:IEEE,2003: 359-368. 被引量:1
  • 5KUMAR R,TULLSEN D M,RANGANATHAN P,et al. Single-ISA heterogeneous multi-core architectures for multithreaded workload performance[C] // International Symposium on Computer Architecture. Washington,DC:IEEE Computer Society,2004:2173-2179. 被引量:1
  • 6CHEN J,DUBOIS M,STENSTROM P. SimWattch: An approach to integrate complete-system with user-level performance/power simulators[J]. IEEE Micro,2003,27(4):34-48. 被引量:1
  • 7Ceng Jianjiang,Castrillón J,Sheng Weihua,et al.MAPS:An Integrated Framework for MPSoC Application Paralleli-zation[C] //Proc.of DAC’08.Anaheim,California,USA:IEEE Press,2008:754-759. 被引量:1
  • 8Benini L,de Micheli G.Networks on Chips:A New SoC Para-digm[J].Computer,2002,35(1):70-78. 被引量:1
  • 9郑臻伟.NoC片上分布式通用操作系统设计[D].杭州:浙江大学,2008. 被引量:1
  • 10Strmblad P.ENEA Multicore:High Performance Packet Proce-ssing Enabled with a Hybrid SMP/AMP OS Technology[EB/OL].[2011-04-02].http://www.enea.com. 被引量:1

同被引文献5

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部