期刊文献+

20MPixel/s高速红外焦平面读出电路设计 被引量:2

Design of 20 MPixel/s High-Speed Readout Integrated Circuit for Infrared Focal Plane Array
原文传递
导出
摘要 针对中大规模红外焦平面对高速读出的需求,研究并设计了一款20MPixel/s红外焦平面高速读出电路。读出电路单元电路由电容负反馈运放输入级、相关双采样、源随输出级电路组成,总线输出级采用基于低功耗推挽运放的跟随器结构。研究了输出级运放像元信号建立时间和负载电容的关系,给出了20 MPixel/s高速读出的负载电容适用范围。采用0.5μm Mixed Signal CMOS工艺研制了一款红外焦平面高速读出电路芯片,和InGaAs光敏芯片耦合后实测读出速率达到20MPixel/s,像元信号之间最大上升时间为17ns。 A 20 MPixel/s high-speed readout integrated circuit(ROIC) is designed in order to satisfy the high-frame-rate readout requirement of large-format infrared focal plane array(FPA). The ROIC pixel consists of capacitive-feedback trans- impedance amplifier(CTIA) input stage, correlated double sampling circuit(CDS) and source follower. Low power push-pull amplifier is implemented for high speed buffer and the application scope of load capacitor is provided after a detail analysis of relationship between settling time and load capacitor. A high speed ROIC has been fabricated with 0. 5-/~m mixed signal CMOS process and interfaced with InGaAs detector arrays. Test results show that the readout rate achieves 20 MPixel/s and maximum rise time is about 17 ns.
出处 《光学与光电技术》 2014年第2期69-73,共5页 Optics & Optoelectronic Technology
基金 国家重点基础研究发展计划(973计划2012CB619200) 国家自然基金(61306064)资助项目
关键词 红外焦平面 高速读出 推挽运放 负载电容 建立时间 FPA high speed readout pull-push load capacitor settling time
  • 相关文献

参考文献4

  • 1Atul Joshi, John Stevens, Anzhelika Kononenko. Ultra- low noise high frame rale ROIC for visible and infrared focal plane arrays[C]. SHE, 2004, 5499: 228-239. 被引量:1
  • 2周杨帆,谢亮,夏晓娟,孙伟锋.一种用于红外焦平面读出电路的输出缓冲器[J].微电子学,2009,39(6):751-755. 被引量:2
  • 3Jan Vermeiren, Urbain Van Bogget. Low-noise, fast frame-rate InGaAs 320 x 256 FPA for hyperspectral applications[C]. SPIE 7298, 72983N, 2009. 被引量:1
  • 4Huang Zhangcheng, Huang Songlei, Fang Jiaxiong.Design of 800 x 2 low-noise readout circuit for near- infrared InGaAs focal plane array [C]. SHE 8562, 856205, 2012. 被引量:1

二级参考文献8

  • 1张奉江,吴贵能,张红,张正璠.一种高性能共模反馈CMOS运算放大器[J].微电子学,2007,37(3):407-410. 被引量:3
  • 2LU C W, LEE C L. A low-power high-speed class-AB buffer amplifier for flat-panel-display application [J]. IEEE Trans Very Large Scale Integration Systems, 2002, 10(2): 163-168. 被引量:1
  • 3LIU J, GAO J, CHEN Z J, et al. An op-amp with novel push-pull output stage for IRFPA ROIC [C] // Proc IEEE Int Conf Sol Sta and Integr Circ Technol. Beijing, China. 2004: 1449-1452. 被引量:1
  • 4ZHANG Y, CHEN Z J, LU W G, et al. A fast-settling temperature-insensitive voltage buffer [C] // Proc IEEE Int Conf Elec Dev and Sol Sta Circ. Beijing, China. 2005: 581-584. 被引量:1
  • 5ALLEN P E, HOLBERG D R. CMOS anolog circuit design [M]. Beijing: Publishing House of Electronics Industry, 2002: 218-228. 被引量:1
  • 6HARJANI R, HEINEKE R, WANG F. An integrated low-voltage Class AB CMOS OTA [J]. IEEE Sol Sta Circ, 1999, 34(2): 134-141. 被引量:1
  • 7GALAN J A, LOPEZ-MARTIN A J, CARVAJAL R G, et al. Super Class-AB OTAs with adaptive biasing and dynamic output curent scaling [J]. IEEE Trans Circ and Syst, 2007, 54(3): 449-457. 被引量:1
  • 8CARVAJAL R G, RAMIREZ-ANGULO J, LOPEZMARTIN A J, et al. The flipped voltage follower: a useful cell for low-voltage low-power circuit design [J]. IEEE Trans Circ and Syst, 2005, 52 (7): 1276-1289. 被引量:1

共引文献1

同被引文献4

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部