2[2]Ch Shili.The design of an ultraonic phased array system on pipelines[Z].IPC,2004:905-908. 被引量：1
3A. Matsuzawa, "Essence and technology direction of ADC design," in Proc. of [LEE Int. Meeting for Future of Electron Devices, Kansai, Suita, 2012, pp. 1-2. 被引量：1
4P. Harpe, E. Cantatore, and A. Van Roermund, "A 2.2/2.7 fJ/conversion-step 10/12 b 40 kS/s SAR ADC with data-driven noise reduction," in 1EEE lnt. Solid-State Circuits Conf. Digest of Technical Papers, San Francisco, 2013, pp. 270-271. 被引量：1
5L. Chang-Yuan, H. Chih-Cheng, C. Liou, and C. Hsieh, "A 2.4-to-5.2 fJ/conversion-step 10 b 0.5-to-4 MS/s SAR ADC with charge-average switching DAC in 90 nm CMOS," in IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers, San Francisco, 2013, pp. 280-281. 被引量：1
6J. Craninckx and G. Van der Plas, "A 65 fJ/conversion-step 0-to-50 MS/s 0-to-0.7 mW 9b charge-sharing SAR ADC in 90 nm digital CMOS," in IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers, San Francisco, 2007, pp. 574-575. 被引量：1
7B. P. Ginsburg and A. P. Chandrakasan, and S. Member, "500-MS/s 5-bit ADC in 65-nm CMOS with split capacitor array DAC," IEEE Journal of Solid-State Circuits, vol. 42, no. 4, pp. 739-747, 2007. 被引量：1
8M. Van Elzakker, E. Van Tuijl, P. Geraedts, D. Schinkel, E. Klumperink, B. Nauta, M. Van Elzakker, and E. Van Tuijl, "A 1.9 tW 4.4 fl/conversion-step 10 b 1 MS/s charge- redistribution ADC," in IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers, San Francisco, 2008, pp. 244-610. 被引量：1
9C.-C. Liu, S.-J. Chang, G.-Y. Huang, and Y.-Z. Lin, "A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure," IEEE Journal of Solid-State Circuits, vol. 45, no. 4, pp. 731-740, 2010. 被引量：1
10Z. Yan, C. H. Chan, U. F. Chio, S.-W. Sin, S.-P. U, R. P. Martins, and F. Maloberti, "A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS," IEEE Journal of Solid-State Circuits, vol. 45, no. 6, pp. 1111-1121, 2010. 被引量：1
