期刊文献+

一种基于CICQ支持区分QoS的新型并行交换系统解决方案

A SOLUTION FOR NOVEL PARALLEL SWITCHING SYSTEM SUPPORTING DIFFERENTIATED QoS AND BASED ON CICQ
下载PDF
导出
摘要 在对现有的PPS机制分析研究的基础上,提出一种基于CICQ支持区分QoS的新型并行交换系统PSVIOQ-CICQ解决方案。该方案设计中采用虚拟队列技术,输入缓存设置成N个VOQ,与负载均衡器协同完成负载均衡分配,输出缓存设置成N个VIQ,与分组整合器协同完成信元的按序转发并提供QoS保障。仿真表明PSVIOQ-CICQ具有较好的公平性和负载均衡性,整体达到了设计目标要求。 Based on in-depth study and analysis on existing parallel packet switching (PPS) mechanism, we propose a solution for novel parallel switching system PSVIOQ-CICQ, which is based on CICQ and supports differentiated quality of service (QoS). In the design scheme it adopts virtual queue technology. The input buffer is set to N VOQ, and collaborates with the load balancer to complete the balanced load allocation. The output buffer is set to N VIQ, and collaborates with the cell integrator to complete the sequential forward of cells and provides QoS support. Simulation shows that PSVIOQ-CICQ has good fairness and load balancing, and reaches in whole the requirement of design target.
出处 《计算机应用与软件》 CSCD 北大核心 2013年第12期173-176,共4页 Computer Applications and Software
基金 河南省教育厅自然科学研究计划项目(2011A520028) 河南省科技攻关计划项目(132102210044) 华北水利水电学院博士科研基金
关键词 并行交换 区分QoS 联合输入交叉点排队 调度算法 Parallel switching Differentiated QoS Combined input and cross-point queue(CICQ) Scheduling algorithm
  • 相关文献

参考文献14

  • 1Iyer S, McKeown N W. Analysis of the parallel packet switch architec- ture [ J ]. IEEE/ACM Trans. on Networking ,2003,11 (2) :314 - 324. 被引量:1
  • 2Aslam A, Christensen K J. A parallel packet switch with multiplexors containing virtual input queues [ J ]. Computer Communications, 2004, 27 : 1248 - 1263. 被引量:1
  • 3Khotimsky D, Krishnan S. Evaluation of open-loop sequence control schemes for multi-path switches [ C ]//Proc. of the IEEE ICC. Piscat- away : Institute of Electrical and Electronics Engineers Inc, 2002.2116 - 2120. 被引量:1
  • 4M neimneh S, K Siu. Scheduling unsplittable flows using parallel swit- ches[ C]//Proc. of the IEEE ICC. Piscataway: institute of Electrical and Electronics Engineers Inc ,2002:2410-2415. 被引量:1
  • 5Khotimsky D, Krishnan S. Towards the recognition of parallel packet switches[ C]//Proc. of the Gigabit Networking Workshop in Conjunc- tion with IEEE INFOCOM. Piscataway:Institute of Eleetrical and Elec- tronics Engineers Inc,2001. 被引量:1
  • 6Iyer S, McKeown N. Making parallel packet switches practical [ C ]// Proc. of the IEEE INFOCOM. Piscataway : institute of Electrical and E- lectronics Engineers Inc,2001 : 1650 - 1657. 被引量:1
  • 7戴艺,苏金树,孙志刚.一种维序的基于组合输入输出排队的并行交换结构[J].软件学报,2008,19(12):3207-3217. 被引量:7
  • 8马祥杰,李秀芹,兰巨龙,张百生.一种多级多平面分组交换结构中的带宽保证型调度算法[J].电子与信息学报,2009,31(6):1475-1478. 被引量:3
  • 9马祥杰,李秀芹,兰巨龙,张百生.一种新型可扩展的多级多平面分组交换结构的图论模型与性能分析[J].电子与信息学报,2009,31(5):1026-1030. 被引量:4
  • 10Shi L, Li W J, Liu B. Flow-based packet-mode load-balancing for paral- lel packet switches [ J ]. Journal of High Speed Networks ,2010,17 (2) : 97 - 128. 被引量:1

二级参考文献37

  • 1McKeown N. Memory for High Performance Internet Routers, Presentation to Micron. 2003. http://tiny-tera.stanford.edu/-nickm/ talks/Micron Feb 2003.ppt. 被引量:1
  • 2Iyer S, McKeown NW. Analysis of the parallel packet switch architecture. IEEE/ACM Trans. on Networking, 2003,11(2):314-324. 被引量:1
  • 3Aslam A, Christensen K J. A parallel packet switch with multiplexors containing virtual input queues. Computer Communications, 2004,27:1248-1263. 被引量:1
  • 4Cuppu V, Jacob B, Davis B. A performance comparison of contemporary DRAM architectures. In: Proc. of the 26th Int'l Symp. on Computer Architecture (ISCA'99). 1999. 222-233. http://www.ece.umd.edu/-blj/papers/isca99.pdf. 被引量:1
  • 5http://www.rambus.com. 被引量:1
  • 6Iyer S, Kompella R, McKeown N. Analysis of a memory architecture for fast packet buffers. In: Proc. of the IEEE Workshop on High Performance Switching and Routing. 2001. 368-373. http://klamath.stanford.edu/-nickm/papers/mmahpsr01.pdf. 被引量:1
  • 7Bianco A, Giaccone P, Leonardi E, Neff F. A framework for differential frame-based matching algorithms in input-queued switches. In: Proc. of the IEEE INFOCOM. Piscataway: Institute of Electrical and Electronics Engineers Inc., 2004. 1147-1157. 被引量:1
  • 8Oki E, Rojas-Cessa R, Chao H J. A pipeline-based maximal-sized matching scheme for high-speed Input-buffered switches. IEICE Trans. on Communications, 2002,E85-B(7):1302-1311. 被引量:1
  • 9Chang CS, Lee DS, Jou YS. Load balanced Birkhoff-von Neumann switches part I: One-Stage buffering. Computer Communications, 2002,25(6):611-622. 被引量:1
  • 10Chiussi F, Khotimsky D, Krishnan S. Generalized inverse multiplexing of switched ATM connections. In: Proc. of the IEEE GLOBECOM. Piscataway: Institute of Electrical and Electronics Engineers Inc., 1998.3134-3140. 被引量:1

共引文献11

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部