期刊文献+

直流无刷电机容错控制系统设计与实现 被引量:5

Design and Implication of Fault Tolerant System for Brushless DC Motor
下载PDF
导出
摘要 为进一步提高直流电机电子系统在复杂战场环境下的可靠性,在一片FPGA芯片上采用虚拟可重构电路(Virtual Reconfigurable Circuit,VRC)的演化硬件(Evolvable Hardware,EHW)技术设计了电机电路容错控制系统[1],建立了利用MicroBlaze软核配置虚拟可重构电路的演化模型,给出了电机电路容错控制系统的工作流程,探讨了进行电路故障容错的研究与测试;最后在直流无刷电机控制电路中模拟电磁辐射单粒子烧毁逻辑门产生常见的SA错误,使电机不能正常运转,在容错模式下通过在片演化方法,绕过故障单元使电机恢复转动;实验证明使用虚拟可重构的演化方法可以有效地解决电路中的SA故障,使电机控制电路具有容错能力。 In order to further improve the reliability of the DC motor electrical systems in the complex battlefield environment,the authors use Virtual Reconfigurable Circuit(VRC)of Evolvable Hardware(Evolvable Hardware,EHW)technology to design the motor Circuit fault tolerant control system on a FPGA chip and establish the evolution model by using the MicroBlaze soft core to configurate the Virtual Reconfigurable Circuit.Then the work process of motor Circuit fault tolerant control system is given out and the research and test for circuit fault tolerance are discussed.Finally the experiment simulates the common SA-Fault of electromagnetic radiation in the brushless DC motor control circuit,the motor will not operate properly.The evolution method bypass the fault unit to recovery the motor under the mode of fault tolerance.It is proved that using virtual reconfigurable evolution method can effectively solve the SA of circuit failure and make the motor control circuit get the abilities of fault tolerance.
出处 《计算机测量与控制》 北大核心 2013年第12期3253-3255,3259,共4页 Computer Measurement &Control
基金 国家自然科学基金项目(51207167)
关键词 演化硬件 直流电机 虚拟可重构 容错 evolvable hardware DC motor virtual reconfigurable circuit fault tolerance
  • 相关文献

参考文献4

二级参考文献11

  • 1游霞,王友仁,周波.硬件内部进化原理及其实现[J].计算机测量与控制,2006,14(1):120-122. 被引量:1
  • 2Brenda Lin, Mai Irie. Evolvable Hardware [R] .CIT595 Research Project, 2008, 14 (8): 162-164. 被引量:1
  • 3Edward Stott, Pete Sedcole, Peter Y. K, Cheung. Fault tolerant methods for reliability in FPGAs [J] . Electrical and Electronic Engineering Imperial College, 2008, 16 (12):56 - 58. 被引量:1
  • 4Lukas Sekanina, Stepan Friedl. An Evolvable Combinational Unit For FPGAs [J] . Computing and Informaties, 2005, 24 (8): 1 -26. 被引量:1
  • 5Julian Francis Miller. Thomson P. Cartesian Genetic Programming [A] . In: Proceedings of the 3rd European Conference on Genetic Programming, LNCS 1802 [C]. Springer Verlag, Berlin, 2000, (1) 1: 8-35. 被引量:1
  • 6Stomeo E, Kalganova T, Lambert C. Mutation rate for evolvable hardware [J] . Proceedings of world academy of science engineering and technology, 2005, (7) 13: 117-124. 被引量:1
  • 7Lohn J, Stolca A, Keymeulen A, el al. The Second NASA/DoD workshop on evolvable hardware [J]. IEEE Transactions on Evolu tionaryComputation, 2001, .5 (3): 298-302. 被引量:1
  • 8Zhu Z, Mulvaney D J, Chouliaras V A. Hardware implememation of a novel genetic algorilhm [J].Neurocomputing, 2007, 71:95 - 106. 被引量:1
  • 9Hollingworth G, Smith S, Tyrrell A M. Safe intrinsic evolution of Virtex devices [A]. In the second NASA/DoD Workshop on Evolvable Hardware [C].IEEE Press, 2000, 195-202. 被引量:1
  • 10Sekanina L. On dependability of FPGA- based evolvable hardware systems that utilize virtual reeonfigurable circuits [A]. In Proceed- ings of the Computing Frontiers Conference. ACM [C]. 2006: 221 - 228. 被引量:1

共引文献62

同被引文献49

引证文献5

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部