期刊文献+

嵌入式多核平台调试技术 被引量:1

Debug Technology for Embedded Multi-Core Platform
下载PDF
导出
摘要 多核处理器因其处理能力和功耗的潜在优势,逐渐应用于嵌入式系统中.而多核体系的并行程序调试难度将直接影响到产品的释放周期,其调试过程的复杂度将随着片上核数的增加而呈指数上升.本文针对多核平台中常见的异常问题,通过分析MIPS架构的软硬件平台工作原理,介绍了一种嵌入式多核系统的调试方法,实现对简单程序的跟踪分析,方便了多核系统的调试. The multi-core processor is widely used in embedded systems because of its potential advantage in power consumption and data processing capability. The debugging difficulty of parallel programming will directly affect the release time of products. The complexity of the debugging will rise in index rate with the increase of cores. To resolve the common abnormal issues in multi-core platform, this thesis introduces a type of debugging method of the multi-core embedded system to trace simple executive programs by means of analyzing of the working mechanism of MIPS architecture, which makes the debugging of multi-core platform more convenient.
作者 余攀峰
出处 《计算机系统应用》 2013年第11期187-189,203,共4页 Computer Systems & Applications
关键词 多核 调试 异常 MIPS multi-core debug abnormal MIPS
  • 相关文献

参考文献5

二级参考文献39

  • 1杨志义,李晓燕.基于多核的IPv4/IPv6过渡技术研究与实现[J].计算机应用,2009,29(3):678-680. 被引量:4
  • 2熊建新,王鼎兴,郑纬民,沈美明.基于事件模型的可视化并行调试技术[J].软件学报,1996,7(5):292-299. 被引量:6
  • 3刘晓平,王恩柱,郑利平,卫兴武.可视化并行程序开发平台的设计与实现[J].工程图学学报,2007,28(1):129-133. 被引量:3
  • 4Josephson D. The good, the bad, and the ugly of silicon debug [C] //Proceedings of the 43rd Annual Design Automation Conference. New York: ACM Press, 2006:3-6. 被引量:1
  • 5Pyron C, Bangalore R, Belete D, et al. Silicon symptoms to solutions: applying design for debug techniques [C] // Proceedings of IEEE International Test Conference. Washington D C: IEEE Computer Society Press, 2002: 664- 672. 被引量:1
  • 6Carbine A, Feltham D. Pentium pro processor design for test and debug[J]. IEEEDesign and Test, 1998, 15(3): 77-82. 被引量:1
  • 7Pyron C. Scan and BIST can almost achieve test quality levels [C] //Proceedings of the 2002 IEEE International Test Conference. Washington D C: IEEE Computer Society Press, 2002, 1196. 被引量:1
  • 8Xu M, Bodik R, Hill M D. A "flight data recorder" for enabling full-system multiprocessor deterministic replay [C] //Proceedings of the 30th Annual International Symposium on Computer Architecture. New York: ACM Press, 2003:122-133. 被引量:1
  • 9Park S B, Mitra S. IFRA: instruction footprint recording and analysis for post-silicon bug localization in processors [C] // Proceedings of the 45th Annual Design Automation Conference. New York: ACMPress, 2008:373-378. 被引量:1
  • 10Sarangi S, Narayanasamy S, Carneal B, et al. Patching processor design errors with programmable hardware [J]. IEEE Micro, 2007, 27(1) : 12-25. 被引量:1

共引文献9

同被引文献2

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部