期刊文献+

A low on-resistance buried current path SOI p-channel LDMOS compatible with n-channel LDMOS

A low on-resistance buried current path SOI p-channel LDMOS compatible with n-channel LDMOS
下载PDF
导出
摘要 A novel low specific on-resistance (Ron,sp) silicon-on-insulator (SO1) p-channel lateral double-diffused metal-oxide semiconductor (pLDMOS) compatible with high voltage (HV) n-channel LDMOS (nLDMOS) is proposed. The pLDMOS is built in the N-type SO1 layer with a buried P-type layer acting as a current conduction path in the on-state (BP SOl pLD- MOS). Its superior compatibility with the HV nLDMOS and low voltage (LV) complementary metal-oxide semiconductor (CMOS) circuitry which are formed on the N-SOl layer can be obtained. In the off-state the P-buried layer built in the NSOI layer causes multiple depletion and electric field reshaping, leading to an enhanced (reduced) surface field (RESURF) effect. The proposed BP SO1 pLDMOS achieves not only an improved breakdown voltage (BV) but also a significantly reduced Ron,sp. The BV of the BP SO1 pLDMOS increases to 319 V from 215 V of the conventional SO1 pLDMOS at the same half cell pitch of 25 μm, and Ron,sp decreases from 157 mΩ.cm2 to 55 mΩ.cm2. Compared with the PW SO1 pLDMOS, the BP SO1 pLDMOS also reduces the Ron,sp by 34% with almost the same BV. A novel low specific on-resistance (Ron,sp) silicon-on-insulator (SO1) p-channel lateral double-diffused metal-oxide semiconductor (pLDMOS) compatible with high voltage (HV) n-channel LDMOS (nLDMOS) is proposed. The pLDMOS is built in the N-type SO1 layer with a buried P-type layer acting as a current conduction path in the on-state (BP SOl pLD- MOS). Its superior compatibility with the HV nLDMOS and low voltage (LV) complementary metal-oxide semiconductor (CMOS) circuitry which are formed on the N-SOl layer can be obtained. In the off-state the P-buried layer built in the NSOI layer causes multiple depletion and electric field reshaping, leading to an enhanced (reduced) surface field (RESURF) effect. The proposed BP SO1 pLDMOS achieves not only an improved breakdown voltage (BV) but also a significantly reduced Ron,sp. The BV of the BP SO1 pLDMOS increases to 319 V from 215 V of the conventional SO1 pLDMOS at the same half cell pitch of 25 μm, and Ron,sp decreases from 157 mΩ.cm2 to 55 mΩ.cm2. Compared with the PW SO1 pLDMOS, the BP SO1 pLDMOS also reduces the Ron,sp by 34% with almost the same BV.
出处 《Chinese Physics B》 SCIE EI CAS CSCD 2013年第6期542-548,共7页 中国物理B(英文版)
基金 supported by the National Natural Science Foundation of China (Grant No. 61176069) the State Key Laboratory Science Fund of Electronic Thin Films and Integrated Devices of China (Grant No. CXJJ201004) the National Key Laboratory Science Fund of Analog Integrated Circuit,China (Grant No. 9140C090304110C0905)
关键词 SILICON-ON-INSULATOR p-channel LDMOS p-buried layer breakdown voltage silicon-on-insulator, p-channel LDMOS, p-buried layer, breakdown voltage
  • 相关文献

参考文献16

  • 1Zhou M J, De Bruycker A, Van Calster A, Wittters J and Schols G 1992 Electron. Lett. 28 1537. 被引量:1
  • 2Colak S, Singer B and Stupp E 1980 IEEE Electron Dev. Lett. 1 51. 被引量:1
  • 3Luo X R, Zhang B and Li Z J 2007 Solid-State Electron. 51 493. 被引量:1
  • 4Luo X R. Li Z J, Zhang B, Fu D P, Zhan Z, Chen K F, Hu S D, Zhang Z Y, Feng Z C and Yan B 2008 IEEEElectron Dev. Lett. 29 1395. 被引量:1
  • 5Luo X R, Zhang B and Li Z J 2007 IEEE Electron Dev. Lett. 28 422. 被引量:1
  • 6Luo X R, Wang Y G, Deng H and Udrea F 2010 Chin. Phys. B 19 077306. 被引量:1
  • 7Hu S D, Li Z J and Zhang B 2009 Chin. Phys. B 18 315. 被引量:1
  • 8Hu S D, Li Z J, Zhang B and Luo X R 2010 Chin. Phys. B 19 037303. 被引量:1
  • 9Palumbo V, Venturato M, Gallo M, Pozzobon F, Galbiati M P and Con- tiero C 2008 20th International Symposium on Power Semiconductor Devices and lCs, May 18-22, 2008, Oralando, FL, USA, pp. 283-286. 被引量:1
  • 10Podgaynaya A, Rudolf R, Pogany D, Gomik E and Stecher M 2010 IEEE Electron Dev. Lett. 31 1440. 被引量:1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部