期刊文献+

一种高速低功耗BiCMOS脉冲式触发器的通用结构

A general structure for high-speed and low-power BiCMOS pulse-triggered flip-flops
下载PDF
导出
摘要 BiCMOS电路兼具CMOS电路高集成度,低功耗的优点和双极型电路高速大驱动能力的优势,已成为目前国际学术界研究的热点之一。本文提出了一种基于BiCMOS工艺的新型脉冲式触发器的通用结构和设计方法,并设计了两种结构简单的BiCMOS脉冲式D型触发器。应用TSMC 180nm工艺,采用HSPICE模拟表明:所设计的BiCMOS脉冲式D型触发器不仅具有正确的逻辑功能,而且具有高速低功耗大驱动能力的优点,与已有文献提出的BiCMOS D型触发器相比,功耗和PDP均有大幅度降低。 BiCMOS Circuits which have both advantages of CMOS circuits and bipolar Circuits have been paid more and more attention.A novel general structure and design method for pulse-triggered flip-flops based on BiCMOS technique are proposed and two kinds of D flip-flops according to the structure are presented.The results carried out by Hspice using TSMC 180nm show the proposed circuits have correct logic functions and advantages of high speed,low power and strong drive ability.Compared with existing designs,the proposed BiCMOS pulse-triggered D flip-flops consume much less power and have much smaller PDP.
出处 《电路与系统学报》 北大核心 2013年第2期36-40,共5页 Journal of Circuits and Systems
基金 国家自然科学基金(61271124 61071062) 宁波市自然科学基金(2011A610109)
关键词 BICMOS 脉冲式触发器 低功耗 通用结构 BiCMOS pulse-triggered flip-flop low power general structure
  • 相关文献

参考文献18

二级参考文献48

  • 1王伦耀,吴训威,叶锡恩.新型半静态低功耗D触发器设计[J].电路与系统学报,2004,9(6):26-28. 被引量:3
  • 2吴宁,吴建辉,张萌,戴忱.用于高速高分辨率ADC的CMOS全差分运算放大器的设计[J].电子器件,2005,28(1):150-153. 被引量:4
  • 3王永建,彭洪,张志峰,林正浩.高速动态电路设计[J].集成电路应用,2006,23(2):21-24. 被引量:1
  • 4(奥地利)Arora N著 张兴等译 韩汝琦校.用于VLSI模拟的小尺寸MOS器件模型:理论与实践[M].北京:科学出版社,1999.. 被引量:1
  • 5OSMAN M Y, ELMASRY M I. Elmasry. Highly testable design of BiCMOS logic circuits [J]. IEEE Journal of Solid-State Circuits, 1994,29 ( 6 ): 671-678. 被引量:1
  • 6LEE S S, ISMAIL M. 1.5 V full swing BiCMOS dynamic logic circuits[J]. IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, 1996, 13(9) :760-768. 被引量:1
  • 7ZEITZOFF P M. Circuit, MOSFET, and front end process integration trends and challenges for the 180 nm and below technology generations: technology roadmap for semiconductors perspective [C]// Proceedings of 6^th International Conference Solid State and Integrated-Circuit Technology, 2001, (1) : 23-28. 被引量:1
  • 8KANG S M. Elements of low power design for integrated systems[C]//Proceedings of the 2003 International Symposium on Low Power Electronics and Design,2003:205-210. 被引量:1
  • 9KUO J B, SU K W, LOU J H. A high speed 1. 5 V clocked BiCMOS latch for BiCMOS dynamic pipelined digital logic VLSI systems[C]//Proceeding of the Eighth Annual IEEE International ASIC Conference and Exhibit. 1995:315-317. 被引量:1
  • 10REZAUL S M, RAJAGOPAI. C, ULA N. Improved low voltage dynamic BiCMOS logic gates using output feedthrough[C]//IEEE 39^th Midwest Symposium on Circuits and Systems. 1996,1(18-21):94-97. 被引量:1

共引文献18

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部