期刊文献+

基于系数矩阵变换的最优MPRM求解方法 被引量:1

Optimal MPRM Solving Method Based on Coefficient Matrix Transformation
下载PDF
导出
摘要 针对多输出布尔函数,给出一种求解混合极性Reed-Muller(MPRM)的系数矩阵变换算法。以MPRM中的乘积项数为化简标准,采用穷举策略进行极性空间搜索,求解最优MPRM。在MCNC和ISCAS基准电路上的测试结果表明,与采用列表技术相比,该系数矩阵变换算法能平均缩短55.8%的最优MPRM求解时间。 An algorithm based on coefficient matrix transformation for computing Mixed Polarity Reed-Muller(MPRM) expansions of Boolean fimctions with multiple outputs is proposed. The optimal MPRM is solved by taking the number of product terms in MPRM as minimization criterion and exercising exhaustive strategy for polarity space exploring. The proposed method is used to solve the optimal MPRM of MCNC and ISCAS benchmarks, and compared with the method using tabular technique, test results show that the proposed coefficient matrix transformation algorithm achieves 55.8% performance improvement on average for optimal MPRM solving.
出处 《计算机工程》 CAS CSCD 2012年第22期255-259,共5页 Computer Engineering
基金 江西省教育厅科技基金资助项目(GJJ10538 GJJ11178) 江西省普通高等学校重点学科建设基金资助项目
关键词 混合极性Reed—Muller 系数矩阵变换 逻辑优化 列表技术 穷举策略 格雷码 Mixed Polarity Reed-Muller(MPRM) coefficient matrix transformation logic optimization list technique exhaustive strategy Gray code
  • 相关文献

参考文献2

二级参考文献16

  • 1Wang Pengjun,Chen Xiexiong.TABULAR TECHNIQUES FOR OR-COINCIDENCE LOGIC[J].Journal of Electronics(China),2006,23(2):269-273. 被引量:12
  • 2Roy K, Prasad S C. Low-power CMOS VLSI circuit design. Canada: Simultaneously, 2000. 被引量:1
  • 3Sasao T. Easily testable realizations for generalized Reed-Muller expressions. Transactions on Computers, 1997, 46(6): 709. 被引量:1
  • 4Wang P, Lu J, Chen K, et al. Low power polarity conversion based on the whole annealing genetic algorithm. Journal of Semi- conductors, 2008, 29(2): 298. 被引量:1
  • 5A1 Jassani B A, Urquhart N, Almaini A E A. Manipulation and optimisation techniques for Boolean logic. Computers and Digi- tal Techniques, 2010, 4(3): 227. 被引量:1
  • 6Buyuksahin K M, Najm F N. Early power estimation for VLSI circuits. Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005, 24(7): 1076. 被引量:1
  • 7Tsui C Y, Pendram M, Despain A M. Technology decomposition and mapping targeting low power dissipation. Design Automa- tion Conference, 1993: 68. 被引量:1
  • 8Zhou H, Wong D F. Exact gate decomposition algorithm for low-power technology mapping. International Conference on Computer-Aided Design, Digest of Technical Papers, 1997:575. 被引量:1
  • 9Narayanan U, Liu C L. Low power logic synthesis for XOR based circuits. International Conference on Computer-Aided Design, Digest of Technical Papers, 1997:570. 被引量:1
  • 10Zhou H, Wong D F. Optimal low power XOR gate decomposi- tion. Design Automation Conference, 2000:104. 被引量:1

共引文献22

同被引文献9

引证文献1

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部