期刊文献+

突发数据传输模式下片上网络的QoS保证

Network-on-Chip with QoS Guarantees for Bursty Traffic
下载PDF
导出
摘要 针对在突发数据(Bursty)传输模式下,片上网络如何提高其传输服务质量(QoS)的问题,提出在虚拟通道(Virtual Chan-nel,VC)中划出专门的空间用来传输突发数据流.在对网络拓扑结构中的平均延时,理想平均吞吐量和能量消耗进行了理论评估的基础上,运用NIRGAM软件仿真平台,在对虚拟通道(Virtual Channel,VC)中的75%或50%用来传输突发数据流(Bursty)的两种不同的情况下,对其各项参数进行仿真和比较.实验结果显示,此方法可有效的提高片上网络的传输服务质量(QoS). Aiming at Bursty transmission mode,Network-on-Chip(NoC) on how to improve the transmission Quality-of-Service(QoS),and puts forward in Virtual Channel(VC) order,in any special space to transport evoke Bursty traffic.In the network topology,the average latency、average throughput and the energy consumption for the ideal theoretical basis of assessment is showed by the ues the evaluation of NIRGAM simulation software platform.75% or 50% of the date stream of Virtual Channel(VC) use Bursty traffic in two different cases.And emulation and comparison is discussed.Experimental results show that this method can effectively improve the transmission of Network-on-Chip(NoC) with Quality-of-Service(QoS).
出处 《小型微型计算机系统》 CSCD 北大核心 2012年第11期2467-2471,共5页 Journal of Chinese Computer Systems
基金 中国博士后科学基金项目(20090461419)资助 国家自然科学基金项目(61179036)资助
关键词 片上网络(NoC) NIRGAM仿真 服务质量(QoS) 虚拟通道(VC) 突发数据流(Bursty) network-on-chip(NoC) NIRGAM simulation quality-of-service(QoS) virtual channel(VC) bursty traffic
  • 相关文献

参考文献1

二级参考文献11

  • 1Bertozzi D, Benini L. Xpipes : a network-on-chip architecture for gigascale systems-on-chip[J]. IEEE Circuits and Systems Magazine,2004,4(2) :18-31. 被引量:1
  • 2Kim K, et al. An arbitration look-ahead scheme for reducing end-to-end latency in networks on chip[A]. Proc. Int'l Symp. Circuits and Systems (ISCAS 05)[C]. IEEE Press, 2005, 2357-2360. 被引量:1
  • 3Nilsson E, Oberg J. Trading off power versus latency using GPLS clocking in 2D-Mesh NoCs [C], Signals, Circuits and Systems, 2005, ISSCS 2005. International Symposium on 14- 15 July 2005,1:51-54. 被引量:1
  • 4Heo S, Asanovic K, Replacing global wires with an on-chip network: a power analysis [C]. Low Power Electronics and Design, 2005, ISLPED'05, Proceedings of the 2005 International Symposium, 8-10 Aug. 2005,369-374. 被引量:1
  • 5Furber S, Temple S, Brown A. On-chip and inter-chip networks for modeling large-scale neural systems[C]. Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium, May 2006. 被引量:1
  • 6Umit Y Ogras, Radu Marculescu. Prediction-based flow control for network-on-chip traffic[C]. Proc. ACM/IEEE Design Automation Conf. , San Francisco, July, 2006. 被引量:1
  • 7Simunic T, Boyd S. Managing power consumption in networks on chip[C]. Proceedings of the Conference on Design, Automation and Test in Europe, March 04-08, 2002,110. 被引量:1
  • 8Kim J, Park D, Theocharides T, et al. A low latency router supporting adaptivity for on-chip interconnects[C]. Proceedings of Design Automation Conference, 559-564, June, 2005. 被引量:1
  • 9Dally W J, Towles B. Principles and practices of interconnection networks[M]. Morgan Kaufmann, 2003. 被引量:1
  • 10http ://www. princeton. ectu/ - lshang/popnet. html. 2006,7. 被引量:1

共引文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部