期刊文献+

一种渐变的多核共享Cache划分算法

Proposing an Effective "Gradual Runtime Shared Cache Partitioning Algorithm" for Multi-Core
下载PDF
导出
摘要 针对多核共享Cache动态划分技术存在硬件存储开销较大、划分颠簸等问题,提出了一种渐变的多核共享Cache动态划分算法。渐变算法旨在追求最优划分性能的同时,减小划分机制实现的硬件开销。渐变算法采用基于组相联Cache路的划分机制,每次划分时最多只允许1路的Cache转移。具有硬件存储开销小、划分稳定、易于实现等特点。例如,对于1MB的16路组相联L2Cache,渐变的Cache动态划分机制仅增加0.01%的硬件存储开销,与UCP方法比较,增加的硬件存储开销可减小至6.25%。 The runtime shared cache partitioning is an effective way to reduce conflicting accesses for simultaneous multiple execution applications. However, the existing cache partitioning monitor always has big hardware overhead and is prone to thrash. Aiming to reduce the hardware overhead, while keeping the IPC (instruction per clock) performance optimal, we propose a gradual runtime shared cache partitioning algorithm. Section ! of the full paper explains the algorithm mentioned in the title, which we believe is effective; section 1 consists of four subsections. Its core consists of: our partitioning algorithm uses the partitioning mechanism based on group-association cache ways, each partitioning only permitting at most one way of cache transfer. Section 2 evaluates the performance of our partitioning algorithm, explaining that, for a typical L2cache configuration, our partitioning algorithm can re- duce hardware overhead to only 6. 25% ; The simulation results, given in Fig. 2, and their analysis show prelimi- narily that our partitioning algorithm can effectively eliminate partitioning thrash, while keeping the IPC perform- ance optimal.
出处 《西北工业大学学报》 EI CAS CSCD 北大核心 2012年第3期461-465,共5页 Journal of Northwestern Polytechnical University
基金 航空科学基金(20100753022) 西北工业大学基础研究基金(JC20110283) 航天科技创新基金(2011XR160001)资助
关键词 多核 CACHE划分 算法 algorithms, cache memory, decision making, efficiency, evaluation, hardware, mechanisms, monior-ing, schematic diagrams cache partitioning algorithm, muhi-core, simulation
  • 相关文献

参考文献1

二级参考文献47

  • 1屈文新,樊晓桠,张盛兵.多核多线程处理器存储技术研究进展[J].计算机科学,2007,34(4):13-16. 被引量:8
  • 2Chang J. Cooperative caching for chip multiprccessors [D]. Madison, Wisconsin, USA: University of Wisconsin at Madison, 2007 : 385 396. 被引量:1
  • 3Subramanian R, Smaragdakis Y, Loh G H. Adaptive caches: effective shaping of cache behavior to workloads [C]//Proc. of the 39th Annual IEEE/ACM Int Symp on Microarchitecture. Orlando, Florida, USA: IEEE, 2006. 被引量:1
  • 4Kim C, Burger D, Keckler S. An adaptive, non-uniform cache structure for wire-dominated on-chip caches [C]//Proc. of the Int Conf on Architectural Support for Programming Languages and Operating Systems. San Jose, California: ACM, 2002: 211- 222. 被引量:1
  • 5Liu C, Sivasubramaniam A, Kandemir M. Organizing the last line of defense before hitting the memory wall for crops [C]// Proe. of the 10th Int Symp on High Performance Computer Architecture. Madrid, Spain: IEEE, 2004 : 176-185. 被引量:1
  • 6Chishti Z, Powell M, Vijaykumar T. Distance associativity for high-performance energy-efficient non-uniform cache architectures [C]//Proc. of the 36th Annual Int Symp on Microarchitecture. San Diego, CA, USA: IEEE, 2003 : 55-66. 被引量:1
  • 7Albonesi D It. Selective cache ways: on demand cache resource allocation [C]//Proc. of the 32nd Annual ACM/IEEE Int Symp on Microarchitecture. Haifa, Israel : IEEE, 1999 : 248-259. 被引量:1
  • 8Qureshi M K, Thompson D, Patt Y N. The v-way cache; demand hased associativity via global replacement [J]. SIGARCH Computer Architecture News, 2005,33 (2) : 544-555. 被引量:1
  • 9Dybdahl H. Architectural techniques to improve cache utilization [D]. Trondheim, Norway: Norwegian University of Science and Technology, 2007. 被引量:1
  • 10Chang J, Sohi G S. Cooperative cache partitioning for chip multiprocessors [C]//Proc. of the 21st Annual Int Conf on Supercomputing(ICS'07). Seattle, Washington: ACM, 2007 : 242-252. 被引量:1

共引文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部