期刊文献+

基于FPGA的高速多路视频数据采集系统 被引量:4

Acquisition System for High-speed Multi-channel Video Data Based on FPGA
下载PDF
导出
摘要 针对同时处理高速多路视频数据的需求,以NiosII软核CPU为核心,通过在FPGA上构建可编程片上系统(Sys-tem On Programmable Chip,SOPC),利用SOPC系统自定义外设接口,配合DMA技术,完成对A/D转换后的多路视频数据的同时解码采集。视频解码模块采用滑动窗法快速检测定时基准信号。FPGA可重构的特性可以使系统根据实际应用需要在原方案基础上扩展、裁减功能模块,并根据资源情况重构系统,达到资源与效率的最优匹配。 Aiming at the demand of processing high-speed multi-channel video data at the same time, taking NiosII soft-core CPU as the core,System On Programmable Chip(SOPC) is constructed on FPGA, and synchronous decoding acquisition of multi-channel video data after A/D convertion is realized using peripheral interfaces customized by SOPC system and DMA technology. Video decoding module uses sliding window method to rapidly detect timing benchmark signals. Because of the reconfigurahle characteristics of FPGA,the sys- tem realizes the extension on the basis of the original proposal and the cutting of function module aecoroding to actual application. And the system can be reconstructed according to resource condition, so as to realize the optimal matching of resource and efficiency.
出处 《单片机与嵌入式系统应用》 2012年第7期56-58,62,共4页 Microcontrollers & Embedded Systems
基金 北京市教育委员会产学研联合研究生培养基地建设项目(项目编号:BJ2010-S-02)
关键词 FPGA NIOS IP核 多路数据采集 视频解码 FPGA Nios IP core multi-channel data acquisition video decode
  • 相关文献

参考文献5

二级参考文献15

  • 1刘潇,高峻.采用FPGA通过BT.656接口实现传输4路视频流的方法[J].电子工程师,2006,32(4):8-10. 被引量:10
  • 2耿洁,陈家福,徐宁.ITU-RBT.656视频解码译码的FPGA实现[J].仪器仪表用户,2007,14(2):98-99. 被引量:3
  • 3EDA先锋工作室,吴继华,王诚.Altera FPGA/CPLD 设计[M].北京:人民邮电出版社,2005. 被引量:1
  • 4Radiocommunieatieo Study Group 6,Recommendation ITU-R BT.656-4,Interfaces for Digital Component Video Signals In 525-Line and 625-Line Television Systems Operating at the 4:2:2 level of Recommendation ITU-R BT.601 (Part A)[S].95(10). 被引量:1
  • 5Intersil B T.656 Video Interface for les Application Note[R].July 2002. 被引量:1
  • 6YT220.2-2006,移动多媒体广播第2部分:多路复用[S].2006. 被引量:1
  • 7Altera Corporation.Nios embedded processor 32-bit programmer's reference manual [EB/OL].http:∥www.altera.com/literature/lit-nio.html. 被引量:1
  • 8Altera Corporation.Avalon bus specification reference manual[EB/OL].http:∥www.altera.com/literature/lit-nio.html. 被引量:1
  • 9Reinaldo A Bergamaschi'Subhrajit Bhattacharya'Ronoldo Wagner'et al.Automating the design of SOCs using cores [EB/OL].http:∥www.computer.org/dt/dt2001/d5032abs.htm. 被引量:1
  • 10Ralf Niemann.Hardware/software co-design for data flow dominated embedded systems [M].Kluwer Academic Publishers'1998. 被引量:1

共引文献28

同被引文献35

引证文献4

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部