期刊文献+

CTM俘获层材料选取的模拟研究

Simulation Research on the Choice of Captured Layer Materials for the CTM
下载PDF
导出
摘要 电荷陷阱存储器(CTM)由于其分离式电荷存储原理,可以使存储器件尺寸持续小尺寸化,理论上解决了传统浮栅存储器小尺寸化瓶颈的限制。基于第一性原理,从理论上对CTM材料及相关结构进行了模拟计算,采用Material Studio软件包,对多种电荷俘获材料进行改性,引入陷阱,并对其能带、状态密度、缺陷态密度等方面展开模拟研究。为CTM实验提供了非常有效的理论依据与方法,从该角度出发研究存储器是一个全新的视角,提出可以通过陷阱态密度曲线的部分积分来确定CTM的存储窗口等衡量指标。 Charge trapping memory(CTM) can make the memory device size keep scaling down due to its discrete charge storage principle,which solves the bottleneck of device size miniaturization existing in traditional float gate flash memory theoretically.Some simulation caculations about the CTM material and related structure were carried out based on first-principles theory,and some modifications on several kinds of charge trapping materials for introducing traps were made by Material Studio software package.Besides that,a wide range of simulation study on the materials were carried out,such as the energy bands,density of states and defect density of states.All these work offers a very effective theoretical basis and method for the CTM research,which is a totally new perspective.It proposes that the partial curve calculus of the trap density of states have a great influence on the CTM memory windows and other reference indexes.
出处 《微纳电子技术》 CAS 北大核心 2012年第6期382-387,395,共7页 Micronanoelectronic Technology
基金 国家自然科学青年基金资助项目(61006064)
关键词 电荷陷阱存储器(CTM) 态密度 数据保持性 数据耐久性 存储窗口 charge trapping memory(CTM); density of state; data retentivity; data endurance; memory window
  • 相关文献

参考文献13

  • 1KIM K.Technology for sub-50nm DRAM and NAND flash manufacturing[C]//Proceedings of the IEEE International IEDM.Washington,DC,USA,2005:39-543. 被引量:1
  • 2TAKUYA K,YOSHIZUMI Y,HIROKI N,et al.A new ar-chitecture for high-density high-performance SGT nor flash memory[J].IEEE Transactions on Circuits and Systems:II,2008,55(6):551-555. 被引量:1
  • 3ZHANG G,CHANG H R,LI H M,et al.Modified potential well formed by Si/SiO 2/TiN/TiO 2/SiO 2/TaN for flash memo-ry application[J].IEEE Transaction on Electron Device,2010,57(11):2794-2800. 被引量:1
  • 4XIA Z L,KIM D S,LEE J Y,et al.Investigation of charge loss mechanisms in planar and raised STI charge trapping flash memories[C]//Proceedings of the International Conference on Simulation of Semiconductor Processes and Devices(SIS-PAD).Bologna,Italy,2010:233-236. 被引量:1
  • 5WU J Y,CHEN Y T,LIN M H,et al.Ultrathin HfON trap-ping layer for charge-trap memory made by atomic layer depo-sition[J].IEEE Electron Device Letter,2010,31(9):993-995. 被引量:1
  • 6ANDREA P,LUCA L,HEH D,et al.Modeling TANOS memory program transients to investigate charge-trapping dy-namics[J].IEEE Electron Device Letters,2009,30(8):882-884. 被引量:1
  • 7YANG H J,ALBERT C,LIN S H,et al.Improved high temperature retention forcharge-trapping memory by using double quantum barriers[J].IEEE Electron Letters,2008,29(4):386-388.387. 被引量:1
  • 8CHANG-LIAO K,LIU L,YE Z,et al.Improved operation characteristics for charge-trapping flash memory devices with SiGe buried channel and stacked charge-trapping layers[C]//Proceedings of the10 th IEEE International Conference on Solid-State and Integrated Circuit Technology(ICSICT).Shanghai,China,2010:1061-1064. 被引量:1
  • 9CHA S,KIM H,CHOI D,et al.Memory characteristics of mul-tilayer structures with lanthanum-aluminate charge trap by Fowler-Nordheim tunneling[C]//Proceedings of the Nanoelectronics Conference(INEC).Hongkong,China,2010:1210-1211. 被引量:1
  • 10SHIM S I,YEH F C,WANG X W,et al.Low voltage high speed programming/erasing charge trapping memory with me-tal-Al 2 O 3-SiN-Si 3 N 4-Si structure[C]//Proceedings of the 22 nd IEEE Non-Volatile semiconductor Memory Workshop.Monterey,USA,2007:103-105. 被引量:1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部