期刊文献+

可重构计算混合系统硬件的设计与实现

Design and Implementation of Reconfigurable Computing Hybrid System Hardware
下载PDF
导出
摘要 可重构计算系统中软硬件资源的管理缺乏统一的机制,资源不能被有效利用。为此,设计并实现一种硬件任务模型,为上层软件提供统一的硬件接口,使操作系统能够对软硬件任务进行统一管理,并给出硬件任务下载器的实现结构及工作流程。实验结果表明,该硬件任务模型的运行效率较高,硬件任务下载器能较大地提高硬件任务的下载速率。 The management of hardware resources and software resources lacks a unified mechanism.To solve this problem,the hardware part of the reconfigurable computing system is discussed,and a hardware task model with unified interface is proposed to allow the operating system a unified management of hardware and software tasks.An efficient hardware task downloader is designed to increase the download speed of hardware tasks.Experimental results show that the proposed hardware design of the task model is completely feasible and efficient,and hardware task downloader can significantly improve the hardware task download speed.
出处 《计算机工程》 CAS CSCD 2012年第7期243-246,共4页 Computer Engineering
基金 国家"863"计划基金资助项目"面向可重构计算系统的实时调度问题与操作系统技术的研究"(2007AA01Z181) 国家自然科学基金资助项目"多核系统中实时调度策略的设计与分析技术的研究"(60973017) 中央高校基本科研业务费专项基金资助项目"支持MPSoC体系结构设计空间探索及软件开发的高性能虚拟系统设计平台"(N100604011) 中央高校基本科研业务费专项基金资助项目"基于片上网络的存储器访问性能研究"(N100204001)
关键词 可重构计算 软硬件混合系统 现场可编程门阵列 硬件下载器 reconfigurable computing software/hardware hybrid system Field Programmable Gate Array(FPGA) hardware downloader
  • 相关文献

参考文献8

  • 1Wang Xiaowei;Chen Weinan;Wang Ying.A Co-design Flow for Reconfigurable Embedded Computing System with RTOS Support[A]陕西西安,2009467-474. 被引量:1
  • 2王晟中,陈伟男,彭澄廉.可重构计算硬件平台的改进设计[J].计算机工程,2010,36(5):250-252. 被引量:7
  • 3Kwok-Hay S H,Tkachenko A,Brodersen R. A Unified Hardware Software Runtime Environment for FPGA Based Reconfigurable Computers using BORPH[A].IEEE Press,2006.259-264. 被引量:1
  • 4Brodersen W.BORPH. An Operating System for FPGA-based Reconfigurable Computers[D].Los Angeles,USA:University of California,2007.61-69. 被引量:1
  • 5Chiu J;Yang K;Yeh T.A Hardware Invocation Mechanism for Reconfigurable Embedded System[A]台湾台北,2010664-669. 被引量:1
  • 6Huang Chun-Hsian,Hsiung Pao-Ann. UML-based Hardware/Software Co-design Platform for Dynamically Partially Reconfigurable Network Security Systems[J].Journal of Systems Architecture:Embedded Systems Design,2010,(2/3):88-102. 被引量:1
  • 7李文君,杭德全,张果.可重构计算的硬件任务调度算法[J].计算机工程,2010,36(22):283-285. 被引量:2
  • 8杨宏志,韩文报,李光松.AES和Camellia算法的可重构硬件实现[J].计算机工程,2010,36(16):18-20. 被引量:8

二级参考文献16

  • 1高娜娜,王沁,李占才.基于AES和DES算法的可重构S盒硬件实现[J].小型微型计算机系统,2006,27(3):446-449. 被引量:12
  • 2Compton K. Reconfigurable Computing: A Survey of Systems and Software [J]. ACM Computing Surveys, 2002, 34(2): 171-210. 被引量:1
  • 3Andrews D, Niehaus D. Programming Models for Hybrid FPGACPU Computational Components: A Missing Link[J]. IEEE Micro, 2004, 24(4): 42-53. 被引量:1
  • 4Bobda C, Majer M, Ahmadinia A. The Erlangen Slot Machine: A Dynamically Reconfigurable FPGA-based Computer[J]. VLSI Signal Processing, 2007, 47(1): 15-31. 被引量:1
  • 5Taylor R R,Goldstein S C.A High-performance Flexible Architecture for Crypto-graphy[C] //Proceedings of the 1st International Workshop on Cryptographic Hardware and Embedded System.[S.l.] :IEEE Press,1999. 被引量:1
  • 6Arnold T W,Doom L P V.The IBM PCIXCC:A New Cryptographic Coprocessor for the IBM eServer[J].IBM Journal of Research and Development,2004,48(3):475-487. 被引量:1
  • 7Chodowiec P.Very Compact FPGA Implementation of the AES Algorithm[C] //Proc.of CHES'03.New York,USA:[s.n.] ,2003. 被引量:1
  • 8Elbirt A,Yip W,Chetwynd B,et al.An FPGA-based Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists[J].IEEE Trans.on VLSI Systems,2001,9(4):545-557. 被引量:1
  • 9Zhang Xinmiao,Parhi K K.An Efficient 21.56 Gbps AES Implementation on FPGA[C] //Proc.of the 38th Asilomar Conference on Signals,Systems and Computers.[S.l.] :IEEE Press,2004. 被引量:1
  • 10Bazargan K, Kastner R, Sarrafzadeh M. Fast Template Placement for Reconfigurable Computing Systems[J]. IEEE Design and Test of Computers, 2000, 17(1): 68-83. 被引量:1

共引文献14

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部