期刊文献+

三模冗余在ASIC设计中的实现方法 被引量:4

Implementation of triple modular redundancy in ASIC design
下载PDF
导出
摘要 星载计算机系统处于空间辐照环境中,可能会受到单粒子翻转的影响而出错,三模冗余就是一种对单粒子翻转有效的容错技术。通过对三模冗余加固电路特点的分析,提出了在ASIC设计中实现三模冗余的2种方法。其一是通过Sy-no-psys的综合工具DesignCompiler对原设计进行综合,然后修改综合后的门级网表再次综合;其二是直接建立采用三模冗余加固的库单元。 The satellite-borne computer system in the radiation space may make mistakes because of the single event upset (SEU). The triple modular redundancy (TMR) technology is a kind of fault-tolerant technique effective on SEU. Through analyzing the characteristics of the TMR reinforce circuit, two methods to realize the TMR in the ASIC design is proposed. One is to synthesize the original design by the synthesis tool DesignCompiler of Synopsys and modify the netlist, and then synthesize it again. Another is to establish the library cells which is reinforced by TMR technology.
出处 《现代电子技术》 2012年第2期128-130,共3页 Modern Electronics Technique
关键词 三模冗余 DesignCompiler综合 库单元 专用集成电路 triple modular redundancy DesignCompiler synthesis library cell ASIC
  • 相关文献

参考文献9

  • 1李晓维,胡瑜,张磊,等.数字集成电路容错技术[M].北京:科学出版社,2011. 被引量:1
  • 2夏宇闻编著..Verilog数字系统设计教程 第2版[M].北京:北京航空航天大学出版社,2008:478.
  • 3池雅庆,廖峰,刘毅.ASIC设计从实践到提高[M].北京:中国电力出版社,2007. 被引量:1
  • 4陆廷孝,郑鹏洲主编..可靠性设计与分析[M].北京:国防工业出版社,1995:471.
  • 5BHATNAGARHimanshu.高级ASIC芯片综合[M].张文俊,译.北京:清华大学出版社,2007. 被引量:1
  • 6龚锐,陈微,刘芳,戴葵,王志英.FT51:一种容软错误高可靠微控制器[J].计算机学报,2007,30(10):1662-1673. 被引量:14
  • 7邢克飞,杨俊,周永彬,季金明.星用SRAM型FPGA加固设计方法研究[J].电子器件,2007,30(1):202-205. 被引量:8
  • 8Magma Design Automation Inc. Getting started with Sili- eonSmart [R]. [S. I. ], Magma Design Automation, 2007: 13-61. 被引量:1
  • 9CARMICHAEL C. Triple module redundancy design tech- niques for virtex FPGAs [R]. [S. 1. ] : Xilinx, 2006. 被引量:1

二级参考文献54

  • 1郭红霞,卫宁,赵金龙,王伟,周辉,于伦正,李永宏.蒙特卡罗方法在器件屏蔽封装中的应用[J].核电子学与探测技术,2004,24(4):366-368. 被引量:6
  • 2吕继新,陈建廷.高效能屏蔽材料铅硼聚乙烯[J].核动力工程,1994,15(4):370-374. 被引量:62
  • 3Robert F.Hodsonl,Kevin Somervill1,John Williams2,et al.An Architecture for Reconfigurable Computing in Space[C]//Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD),2005. 被引量:1
  • 4Gary Swift,Gregory Allen,Jeffrey George,et al.Upset Susceptibility and Design Mitigation of PowerPC405 Processors Embedded in Virtex Ⅱ-Pro FPGAs[C]//Military and Aerospace Applications of Programmable Devices and Technologies Conference(MAPLD),2005. 被引量:1
  • 5Chandru Mirchandani.Using Software Rules to Enhance FPGA Reliability[C]//Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD),2005. 被引量:1
  • 6Nozomu Nishinaga,Makoto Takeuchi and Ryutaro Suzuki.Reconfigurable Communication Equipment on SmartSAT-1[C]//Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD),2004. 被引量:1
  • 7Candice Yui,Gary Swift and Carl Carmichael.Single Event Upset Susceptibility Testing of the Xilinx Virtex Ⅱ FPGA[C]//Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD),2002. 被引量:1
  • 8Yoshino Katsumi,Tabata Munehiro,Kaneto Keiichi,etc.Application And Characteristics Of Conducting Polymer As Radiation Shielding Material[J].Japanese Journal of Applied Physics,Part 2:Letters,1985,24(9):693-695. 被引量:1
  • 9Fuller E,Caffrey M,Salazar A and Carmichael C,et al.Radiation testing update,SEU mitigation,and availability analysis of the Virtex FPGA for space reconfigurable computing[C]//4 th Annual Conference on Military and Aerospace Programmable Logic Devices (MAPLD),2000. 被引量:1
  • 10Samudrala Praveen Kumar,Ramos Jeremy and Katkoori Srinivas.Selective Triple Modular Redundancy (STMR)Based Single-Event Upset (SEU) Tolerant Synthesis for FPGAs[J].IEEE Transactions on Nuclear Science,2004,51 (5):2957-2969. 被引量:1

共引文献20

同被引文献24

引证文献4

二级引证文献46

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部