期刊文献+

面向软错误的寄存器活跃区间分析 被引量:1

Analyzing the Live Intervals of Register Files for Soft Errors
下载PDF
导出
摘要 继性能和功耗问题之后,软错误导致的计算可信性已成为一个日益严峻的课题.由于寄存器访问频繁却未能被良好保护,发生在其中的软错误成为影响系统可靠性的关键因素之一.基于程序汇编代码,提出一种针对寄存器软错误的程序可靠性静态分析方法.首先通过数据流分析技术提取出可能影响程序执行的寄存器活跃区间,然后基于构成活跃区间的基本块集合计算其有效体系结构易感位数,在此基础上可定量计算寄存器软错误影响下的程序可靠性.基于MiBench基准程序的实验表明,该方法的分析结果与AVF分析法保持一致,同时还指出了寄存器相关活跃区间的关键程度,这为实现针对寄存器软错误的高效容错方法提供了依据. Subsequently to the wall of performance and power consumption, the dependability of computing, caused by soft errors, has become a growing concern. Since register files are accessed very frequently and can not be well protected, soft errors occurring in them are one of the top reasons for affecting the system reliability. To access the effect of soft errors in register files, a static analysis approach for program reliability was presented based on the assembly codes. Firstly, all possible live intervals of registers, which may degrade the program reliability, were sketched through the data flow analysis techniques; then according to the set of consisted blocks the bits of architectural correct execution were analyzed for each live interval; finally the program reliability can be calculated under the occurrence of soft errors in register files. Experiments on MiBench show-that the analytical results are compatible with the AVF methods'. Moreover, the critical factor of all involved interval have been presented, which are in favor of implementing the high efficient fault tolerance methods for soft errors in register files.
出处 《小型微型计算机系统》 CSCD 北大核心 2012年第1期83-89,共7页 Journal of Chinese Computer Systems
关键词 软错误 寄存器 程序可靠性 数据流分析 过程间分析 soft error register file program reliability data flow analysis inter-procedural analysis
  • 相关文献

参考文献15

  • 1Lee L, Shrivastava A. Static analysis to mitigate soft errors in register files[C]. In: Proc. of the Design, Automation, and Test in Europe, 2009:1367-1372. 被引量:1
  • 2Guthans M R, Ringenberg J S, Ernst D, et al. Mibench: a free, commercially representative embedded benchmark suite [ C ]. In: Proc. IEEE International Workshop on Workload Characterization, 2001:3-14. 被引量:1
  • 3Shivakumar P, Kistler M, Keckler S W, et al. Modeling the effect of technology trends on the soft error rate of combinational Logic [ C]. In Proe. of the 32nd International Conference on Dependable Systems and Networks, 2002:389-398. 被引量:1
  • 4Sharir M, Pnueli A. Two approaches to interprocedural data flow analysis[M]. In: Program Flow Analysis: Theory and Applications, Muchnick S, Jones N editors. Englewood Cliffs: PrenticeHall Press, 1981:189-234. 被引量:1
  • 5傅忠传,陈红松,崔刚,杨孝宗.处理器容错技术研究与展望[J].计算机研究与发展,2007,44(1):154-160. 被引量:36
  • 6Wu Y, Larus J R. Static branch frequency and program profile analysis[C]. In: Proc. of the 27th International Symposium on Microaxchitecmre, 1994:1-11. 被引量:1
  • 7Blome J A, Gupta S, Feng S, et al. Cost-efficient soft error proteetion for embedded microprocessors[ C]. In: Proc. of the International Conference on Compilers, Architecture and Synthesis forEmbedded Systems ,2006:421-431. 被引量:1
  • 8MIPS Technologies Inc. MIPS32 architecture for programmers Volume I1: the MIPS32 instruction Set[ R]. 2002. 被引量:1
  • 9Xu J, Tan Q, Liu W. Estimating the soft error vulnerability of register files via interprocedural data flow analysis [ C ]. In: Proc of the 4th IEEE Symposium on Theoretical Aspects of SoftwareEngineering, 2010:201-208. 被引量:1
  • 10Burger D, Austin T M, Bennett S. Evaluating future microprocessors: the SimpleScalar tool set[R]. # 1342, UW Madison CS, 1997. 被引量:1

二级参考文献42

  • 1江建慧,员春欣.芯片级系统的在线测试技术[J].计算机研究与发展,2004,41(9):1593-1603. 被引量:2
  • 2Fu Zhongchuan,Chen Hongsong,Cui Gang.MICROTHREAD BASED (MTB) COARSE GRAINED FAULT TOLERANCE SUPERSCALAR PROCESSOR ARCHITECTURE[J].Journal of Electronics(China),2006,23(3):461-466. 被引量:3
  • 3Premkishore Shivakumar,Michael Kistler,Stephen W Keckler,et al.Modeling the effect of technology trends on the soft error rate of combinational logic[C].2002 Int'l Conf on Dependable Systems and Networks,Bethesda,USA,2002 被引量:1
  • 4P P Shirvani,E J McCluskey.PADded cache:A new fault tolerance technique for cache memories[C].IEEE 17th VLSI Test Symposium,San Diego,1999 被引量:1
  • 5M Rebaudengo,M Sonza Reorda,M Violante.An accurate analysis of the effects of soft errors in the instruction and data caches of a pipelined microprocessor[C].Design Automation and Test in Europe Conference and Exhibition,Munich,Germany,2003 被引量:1
  • 6Shubhendu S Mukherjee,Joel Emer,Tryggve Fossum,et al.Cache scrubbing in microprocessors:Myth or necessity[C].The 10th Int'l Symp on Pacific Rim Dependable Computing (PRDC),Papeete,2004 被引量:1
  • 7B Nicolescu,P Peronnard,R Velazco,et al.Efficiency of transient bit-flips detection by software means:A complete study[C].The 18th IEEE Int'l Symp on Defect and Fault Tolerance in VLSI Systems (DFT'03),Cambridge,2003 被引量:1
  • 8A Avizienis.The N-version approach to fault-tolerant software[J].IEEE Trans on Software Engineering,1985,11(12):1491-1501 被引量:1
  • 9Z Alkhalifa,V S S Nair,N Krishnamurthy,et al.Design and evaluation of system level checks for on-line control flow error detection[J].IEEE Trans on Parallel and Distributed Systems,1999,10(6):627-641 被引量:1
  • 10B Nicolescu,R Velazco.Detecting soft errors by a purely software approach:method,tools and experimental results[C].Design Automation and Testing in Europe (DATE 2003).Messe Munich,Germany,2003 被引量:1

共引文献35

同被引文献56

  • 1BORKAR S. Designing reliable systems from unrehab[e components: the challenges of transistor variability and degradation [ J ]. I EEE Mi- cro, 2005,25(6) :10-16. 被引量:1
  • 2WEAVER C, EMER J, MUKHERJEE S S, et al. Techniques to re- duce the soft error rate of a high-performance microprocessor [ J ]. ACM SIGARCH Computer Architecture News, 2004,32 ( 2 ) : 264-275. 被引量:1
  • 3WANG N J, QUEK J, RAFACZ T M, et al. Characterizing the effects of transient faults on a high-performance processor pipeline [ C ]//Proe of International Conference on Dependable Systems and Networks. Washington DC : IEEE Computer Society, 2004:61-70. 被引量:1
  • 4MUKHERJEE S S, WEAVER C, EMER J, et al. A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor [ C ]//Proc of the 36th Annual IEEE/ACM International Symposium on Microarchitecture. Washing- ton DC : IEEE Computer Society, 2003:29- 40. 被引量:1
  • 5CZECK E W, SIEWIOREK D P. Effects of transient gate-level faults on program behavior[ C ]//Proc of the 20th International Symposium on Fault-Tolerant Computing. 1990:236-243. 被引量:1
  • 6LI Xiao-dong, ADVE S V, BOSE P, et al. Online estimation of ar- chitectural vulnerability factor for soft errors[ C ]//Proc of the 35th In- ternational Symposium on Computer Architecture. Washington DC: IEEE Computer Society, 2008:341-352. 被引量:1
  • 7BISWAS A, RACUNAS P, CHEVERESAN R, et al. Computing ar- chitectural vulnerability factors for address-based structures [ C ]// Proc of the 32nd International Symposium on Computer Architecture. Washington DC : IEEE Computer Society, 2005 : 532- 543. 被引量:1
  • 8HAGHDOOST A, ASADI H, BANIASADI A. System-level vulnera- bility estimation for data caches[ C ]//Proc of the 16th Pacific Rim In- tex3aational Symposium on Dependable Computing. Washington DC: IEEE Computer Society, 2010 : 157-164. 被引量:1
  • 9KADAYIF I, SEN H, KOYUNCU S. Modeling soft errors for data caches and alleviating their effects on data reliability [ J ]. Micropro- cessors and Microsystoms, 2010, 34(6) :200-214. 被引量:1
  • 10WANG Shuai, HU Jie, ZIAVRAS S G. On the characterization and optimization of on-chip cache reliability against soft errors[ J]. IEEE Trans on Computers, 2009,58 (9) : 1171-1184. 被引量:1

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部