期刊文献+

基于弹上总线的导弹装备测试性设计方法 被引量:6

Design for Testability of Missile Weapon Equipment Based on Missile Data Bus
下载PDF
导出
摘要 为克服传统测试方法在测试数字电路板时的技术障碍,提出基于弹上总线及边界扫描的弹上设备机内自测试设计方案。在介绍IM总线(module test and maintenance bus,TM Bus)和边界扫描的基础上,论述系统测试性设计的基本概念,搭建测试试验系统,并对系统测试性设计概念和主要考核指标进行演示、验证。结果表明:该设计能简化导弹的测试流程,提高导弹武器系统的可靠性、维修性和测试性。 To overcome the technology barriers of the traditional test method in testing digital circuit board, put forwards a new design scheme of missile equipment built-in self-testing based on missile data bus and boundary scan. Discuss the basic concept of system testing by introduce of the module test and maintenance bus (TM Bus) and boundary scan. A test system is designed to illustrate the concept and test the main indicators of design for testability (DFT). Performance testing indicates that the design can simplify testing process and improve the reliability, maintainability and testability of missile weapon system.
出处 《兵工自动化》 2012年第1期1-3,共3页 Ordnance Industry Automation
关键词 导弹 测试性设计 机内测试 边界扫描 missile design for testability built-in test boundary scan
  • 相关文献

参考文献9

  • 1冯振声,黄考利.陆军导弹武器系统测试性研究[J].火力与指挥控制,2004,29(5):88-90. 被引量:4
  • 2IEEE Std 1149.1-1990: IEEE Standard Test Access Port and Boundary Scan Architecture[J]. IEEE Computer Society, 1990, 1(4): 1-12. 被引量:1
  • 3IEEE Std 1149.4-1999: IEEE Standard for Mixed_signal Test Bus[J]. IEEE Computer Society, 1999, 1(6): 3-32. 被引量:1
  • 4IEEE Std 1149.6 TM: IEEE Standard for Boundary-Scan Testing of Advanced Digital Networks[J]. IEEE Computer Society. 2003. 1(1): 2-35. 被引量:1
  • 5雷绍充, 邵志标, 梁峰..VLSI测试方法学和可测性设计[M],2005.
  • 6朱莉,林其伟.超大规模集成电路测试技术[J].中国测试技术,2006,32(6):117-120. 被引量:6
  • 7张西多.基于IEEE1149.4标准的混合电路边界扫描测试技术与方法的研究[D】.长沙:国防科学技术大学硕士学位论文.2006:24-25. 被引量:1
  • 8牛风举.用于嵌入式存储器的可测试设计技术.电子系统设计,2006,:1-2. 被引量:1
  • 9檀彦卓,徐勇军,韩银和,李华伟,李晓维.面向存储器核的内建自测试[J].计算机工程与科学,2005,27(4):40-42. 被引量:4

二级参考文献30

  • 1刘晓华.一种先进的时序电路测试生成算法[J].电子质量,2004(9):6-8. 被引量:2
  • 2李华伟 李晓维 尹志刚.可测试性设计技术在通用CPU设计中的应用[A]..全国测试学术会议[C].,2002.. 被引量:1
  • 3Rob Dekker, Frans Beenker, Loek Thijssen. Fault Modeling and Test Algorithm Development for Static Random Access Memories[A]. IEEE Int'l Test Conf[C].1988. 348-351. 被引量:1
  • 4Ritter H C, Muller B. Built-In Test Processor for Self-Testing Repairable Random Access Memories[A]. Proc IEEE Int'l Test Conf[C]. 1987. 1078-1084. 被引量:1
  • 5李华伟.VLSI 测试综述[EB/OL].http://www.ict.ac.cn/5-3.aspid=24letternum=5,2003-12. 被引量:1
  • 6A Allan,D Edenfeld,W H Joyner, et al. 2001Technology Roadmap for Semiconductors[J]. Computer,2002,35(1):42-53. 被引量:1
  • 7R Dean Adams. High Performance Memory Testing: Design Principle, Fault Modeling and Self-Test[M]. Kluwer Academic Publishers, 2003. 被引量:1
  • 8Mentor Graphics Corp. Built-In Self-Test Process Guide. Software Version 8.2002_2[Z]. 2002. 被引量:1
  • 9F Beenker,K van Eerdewijk,R Gerritsen, et al. Macro Testing: Unifying IC and Board Test[J]. IEEE Design&Test of Computers, 1986,3(4):26-32. 被引量:1
  • 10Yongjun Xu,Tao Lv, Wei Lu. Advanced Topics of DFT Technologies in a General Purposed CPU Chip[A]. IEEE 5th Int'l Conf on ASIC[C].2003. 被引量:1

共引文献11

同被引文献40

引证文献6

二级引证文献21

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部