期刊文献+

0.18μm NMOS的重离子单粒子瞬态脉冲的仿真模拟 被引量:2

0.18 μm NMOS Heavy Ion Single Event Transient Simulation
下载PDF
导出
摘要 为了详细地了解纳米MOS电路中单粒子瞬变电荷收集机理,利用ISETCAD软件仿真二维模拟0.18μm NMOS的单粒子瞬态脉冲。通过进行三种不同的电路连接方式和不同的粒子注入位置的仿真,得到了一系列单粒子瞬态电流脉冲(SET)与时间的关系曲线。分析了不同电路连接方式和注入位置对SET的峰值和脉宽的影响。为下一步建立SET的精确模型进行SET效应的模拟做基础的研究。 For a detailed understanding of the nano-MOS Single Event Transient charge collection mechanism,simulation of the single event transient of 0.18 μm NMOS by using the ISETCAD software is made.By connecting three different circuits and choosing different positions of particles in the simulation,a series of single-event transient current pulse(SET)versus time is obtained.An analysis of the influence of the different circuits and positions on the pulse width and magnitude of the SET is made.A basic research has been done for establishing the precise mode of SET in the future.
作者 李飞 安海华
出处 《电子器件》 CAS 2011年第5期558-561,共4页 Chinese Journal of Electron Devices
关键词 ISE仿真 NMOS 单粒子瞬态脉冲 单粒子注入位置 ISE simulation NMOS Single Event Transient Location of single ion implantation
  • 相关文献

参考文献4

二级参考文献16

  • 1[2]Mclean F B, Oldham T R. Charge funneling in n-and p-type Si substrates. IEEE Trans. Nucl. Sci.,1982, 29(6):2018-2023 被引量:1
  • 2[3]Hauser J R, Diehl-Nagle S E, Knudson A R K, Campbell A B C, Stapor W J, Shapiro P. Ion track shunt effect in multi-junction structures. IEEE Trans. Nucl. Sci., 1985, 32(6):4115-4121 被引量:1
  • 3[4]Campbell A B C, Knudson A R K, Shapiro P, Patterson D O, Seiberling L E. Charge collection in test structure. IEEE Trans. Nucl. Sci., 1983, 30(6):4486-4492 被引量:1
  • 4[5]Zoutendyk J A Z, Schwartz H R S, Nevill L R. Lateral charge transport from heavy ion tracks integrated circuit chips. IEEE Trans. Nucl. Sci., 1988, 35(6):1644-1647 被引量:1
  • 5[6]Miroshkin V V, Tverskoy M G. Two parameter model for predicting SEU rate. IEEE Trans. Nucl.Sci., 1994, 41(6):2085-2092 被引量:1
  • 6[7]Barak J, Levinson J L, Akkerman A, Lifshitz Y. A simple model for calculating proton induced SEU.Proc. 3rd RADECS Conf., 1995. 431-436 被引量:1
  • 7[8]Calvel P, Barillot C, Lamothe P, Ecoffet R, Duzellier S, Falgere D. An empirical model for predicting proton induced upset. IEEE Trans. Nucl. Sci., 1996, 43(6):2827-2832 被引量:1
  • 8[9]Ziegler J F. The Stopping and Ranges of Ions in Matters. Pergman Press. Vol.2-6, 1977-1985 被引量:1
  • 9[10]Roga R, Kolasinski W A K, Osborn J V, Eider J H, Chitty R. SEU test techniques for 256 K static RAMs and comparisons of upsets induced by ions and protons. IEEE Trans. Nucl. Sci., 1988,35 (6): 1638- 1643 被引量:1
  • 10[1]Pickel J C. Single-event effects rate calculation. IEEE Trans. Nucl. Sci., 1996, 43(2):483-495 被引量:1

共引文献11

同被引文献28

  • 1赵洪辰,海潮和,韩郑生,钱鹤.一种抗总剂量辐照的NMOSFETs[J].电子器件,2004,27(4):578-580. 被引量:1
  • 2沈鸣杰,戴忠东,俞军.一种新型的抗单粒子翻转的D触发器[J].复旦学报(自然科学版),2006,45(4):475-479. 被引量:5
  • 3赵金薇,沈鸣杰,程君侠.改进型抗单粒子效应D触发器[J].半导体技术,2007,32(1):26-28. 被引量:4
  • 4郭天雷,韩郑生,海潮和,周小茵,李多力,赵立新.PDSOI静态随机存储器的总剂量辐照加固[J].电子器件,2007,30(3):794-798. 被引量:4
  • 5Eric Johnson, Michael Wirthlin, Michael Caffrey. Single-Event Upset Simulation on an FPGA [ C ]//Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms ( ERSA), CSREA Press ,June 2002,68-73. 被引量:1
  • 6Azalnbuja J R,Sousa F,Rosa L,et al. Evaluating Large Grain TMRand Selective Partial Reconfiguration for Soft Error Mitigation in SRAM-Based FPGAs [ C ]//On -Line Testing Symposium, 2009. IOLTS 2009.15th IEEE International ,24-26 June 2009,101 -106. 被引量:1
  • 7Rollins N,Wirthlin M, Caffrey M, et al. Evaluating TMR Techniques in the Presence of Single Event Upsets[ C]//Preedings of the 6th Annual International Conference on Military and Aerospace Programmable Logic Devices ( MAPLD ). Washington, D. C. : NASA Office of Logic Design, AIAA, September 2003:63. 被引量:1
  • 8Carl Carmichael. Triple Module Redundancy Design Techniques for Virtex FPGAs[ R]. Technical report, Xilinx Corporation, November 1,2001. XAPPI97 ( vl. 0). 被引量:1
  • 9Jos Rodrigo Azambuja, Fernando Sousa, Lucas Rosa, et al. Evaluating Large Grain TMR and Selective Partial Reconfiguration for Soft Error Mitigation in SRAM-Based FPGAs[ C ]//Proceedings of IEEE International On-Line Testing Symposium. Sesimbra- Lisbon, Portugal : IEEE Press ,2009,101 - 106. 被引量:1
  • 10Gracia J, Baraza J C, Gil D, et al. Comparison and Application of Different VHDL-Based Fault Injection Techniques [ C ]// Proceedings of IEEE Intemational Symposium on Defect and Fault Tolerance in VLSI Systems,2001,233-241. 被引量:1

引证文献2

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部