期刊文献+

采样时钟抖动对超宽带脉冲雷达目标检测性能的影响 被引量:4

Analysis of sampling clock jitter effects on UWB pulse radar target detection
下载PDF
导出
摘要 信号采样是超宽带脉冲雷达接收的关键环节,其中采样时钟抖动会引起ADC输出信噪比的下降,继而对雷达目标的检测性能产生一定影响.为此以雷达目标的检测性能为评价原则,研究了高斯白噪声环境中采样时钟抖动引起的信噪比损失,并以匹配滤波检测器和多样本能量积累检测器为对象,详细推导了采样时钟抖动与目标检测概率的关系.据此给出了输出信噪比损失的理论曲线,通过仿真对比分析了不同检测方法下采样时钟抖动对目标检测性能的影响,对超宽带脉冲雷达系统设计中的采样时钟选取有直接指导意义. Sampling is the key step of UWB(ultra-wideband) pulse radar receiving,and sampling clock jitter leads to the loss of the output signal-to-noise ratio(SNR) of the ADC,which will affect the performance of radar target detection.SNR loss caused by sampling clock jitter under Gaussian white noise was researched for the evaluation of radar target detection performance,and then the relationship between sampling clock jitter and radar target detection probability was derived using matched filter detector(MFD) and multi-sample energy accumulation detector(EAD).Accordingly,the theoretical loss curve of the output SNR was given.The impact of clock jitter on target detection performance with different detection methods was compared and analyzed via simulation,which is of guiding significance to the selection of the sampling clock in the design of the UWB pulse radar system.
出处 《中国科学技术大学学报》 CAS CSCD 北大核心 2011年第8期659-664,共6页 JUSTC
基金 中国高技术研究发展(863)计划(2009AA011204)资助
关键词 信号采样 采样时钟抖动 信噪比损失 目标检测 sampling sampling clock jitter SNR loss target detection
  • 相关文献

参考文献8

二级参考文献28

  • 1Alfonso Farina,Flavio A.Studer,ALENIA S.p.A..Detection with High Resolution Radar: Advanced Topics & Potential Applications[J].Journal of Systems Engineering and Electronics,1992,3(1):21-34. 被引量:2
  • 2郑伟,金仲和,李灵敏.新型星载S波段测控应答机的实现[J].宇航学报,2004,25(5):526-530. 被引量:12
  • 3李炳照,陶然,王越.非均匀采样信号的分数阶数字频谱研究[J].电子学报,2006,34(12):2146-2149. 被引量:11
  • 4Jenq Y C. Digital spectra of nonuniformly samples signals: fundamentals and high-speed waveform digitizers[J]. IEEE Trans. Instrumentation and Measurement, 1988, 37(2) : 245 - 251. 被引量:1
  • 5Sin S W, U S P, Martins R P. Quantitative noise analysis of jitter-induced nonuniformly sampled-and-held signals[C]// ICASSP, 2003, 6:Ⅵ-253 -Ⅵ-256. 被引量:1
  • 6Jenq Y C. Digital-to-analog(D/A) converters with nonuniformly sampled signals[J]. IEEE Trans. Instrumentation and Measurement, 1996,45(1): 56-59. 被引量:1
  • 7Mitsuru S, Yukio A, Tsutomu W. Jitter analysis of high-speed sampling systems[J]. IEEE Journal of Solid-state Circuits, 1990, 25(1) :220- 224. 被引量:1
  • 8Awad S S. Analysis of accumulated timing-jitter in the time domain[C] // Instrumentation and Measurement Technology Conference, 1997, 1:640-645. 被引量:1
  • 9Awad S S. Analysis of accumulated timing-jitter in the time domain[J]. IEEE Trans. Instrumentation and Measurement, 1998,47:69 - 73. 被引量:1
  • 10Kurosawa N, Kobayashi H, Kogure H, et al. Sampling jitter and finite aperture time effects in wideband data acquisition systems[J]. IEICE Trans. Fundamentals, 2002, E85 - A(2) : 335 - 346. 被引量:1

共引文献69

同被引文献21

引证文献4

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部