期刊文献+

基于FPGA的高速串行传输系统的设计与实现 被引量:3

Design and Implementation of High-speed Serial Date Transmission System Based on FPGA
下载PDF
导出
摘要 作为高传输速率和低设计成本的传输技术,串行传输技术被广泛应用于高速通信领域,并已成为业界首选。在此基于对高速串行传输系统的分析,对实例进行了总体设计验证,最终达到高速传输的目的。 The serial transmission technology taken as a transmission technology with high transmission rate and low designing cost is widely used in the field of high-speed communication,becomes the first choice in the field of science and technology.Based on the analysis of high-speed serial transmission system,the overall design some instances was proved.The result shows that the system can achieve the purpose of high-speed transmission.
出处 《现代电子技术》 2011年第15期131-134,共4页 Modern Electronics Technique
关键词 FPGA PCI-EXPRESS 时钟控制模块 Aurora模块 FPGA PCI-Express clock control module Aurora module
  • 相关文献

参考文献10

二级参考文献11

  • 1刘小俊,宋仲康.基于VHDL语言的全双工异步接收发送器电路设计[J].微计算机信息,2005,21(1):156-157. 被引量:9
  • 2H. Wang, R. Nottenburg. A 1Gbps CMOS clock and data recovery circuit. ISSCC 99, San Francisco, CA, 1999. 被引量:1
  • 3Jun-Young Park, Jin-Ku Kang. A 1.0Gbps CMOS oversampling data recovery circuit with fine delay generation method. IEICE Trans. Fundamentals, 2000, 83-A(6): 1100~1105. 被引量:1
  • 4Serial ATA Workgroup. Serial ATA/High Speed Serialized AT Attachment Specification Revision 1.0. http:∥www. serialata.org, 2001. 被引量:1
  • 5R.E. Best. Phase-Locked Loop. New York: McGraw-Hill,1984. 被引量:1
  • 6A. Waizman. A delay line loop for frequency synthesis of deskewed clock. The 1994 IEEE Int'l Solid-State Circuits Conf.,San Francisco, CA, 1994. 被引量:1
  • 7RocketIO Transceiver User Guide ( UG024 ( V2.1) ) [ M]. Xilinx ,2003.6. 被引量:1
  • 8The Programmable Logic Data Book [ M ]. Xilinx,2003. 被引量:1
  • 9Howard Johnson, Martin Graham. High-speed Digital Design [ M ] ,2003. 被引量:1
  • 10sgx_handbook 被引量:1

共引文献34

同被引文献10

引证文献3

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部