期刊文献+

封装技术评述 被引量:1

Popular Advanced Packaging Technologies
下载PDF
导出
摘要 评述了当前封装技术的特点以及应用, 介绍了多芯片组件、突点互连技术、球栅阵列、板上芯片。 Advanced packaging technologies are taking place of traditional packaging processes.This article is concerned with the feature and application of advanced packaging technologies,which include chip scale package,multichip module,micro ball grid array,chip on board,chip on flex,flip chip on board and flip chip on flex.
作者 王正 刘之景
出处 《半导体技术》 CAS CSCD 北大核心 1999年第6期7-9,共3页 Semiconductor Technology
关键词 多芯片组件 封装 微球栅阵列 Multichip module Chip scale package Micro ball grid array Chip-on-board
  • 相关文献

参考文献6

二级参考文献28

  • 1林蓉.都柏林核心元数据研究.武汉大学硕士学位文[M].武汉,2000.. 被引量:1
  • 2国家图书馆.中文元数据方案[M].,2001,8.. 被引量:1
  • 3国家图书馆.《中文元数据方案》[M].,2002.. 被引量:1
  • 4National Library of Australia, Preservation Metadata for Digital Collections (draft), 1999. 被引量:1
  • 5Russel K, Sergeant D. , Stone A. , Weinberger R. , Day M. ,Metadata for Digital Preservation: the Cedars Project Outline Specification, March 2000. 被引量:1
  • 6Forum for Metadata Schema Implementers, STANDARDS FRAMEWORK REPORT 2, May 2001. 被引量:1
  • 7Consultative Committee for Space Data Systems, Reference Model for an Open Archival Information System (OAIS). Red book,1999. 被引量:1
  • 8William Y. Arms. Key Concepts in the Architecture of the Digital Library. http://www.dlib.org/dlib/July95/07arms.html. 被引量:1
  • 9唐世渭等.数字图书馆的体系结构.《计算机世界》周报,2000-2—21 被引量:2
  • 10Robert Kahn等. A Framework for Distributed Digital Object Services. http://www.cnri.reston.va.us/home/cstr/arch/k-w.html. 被引量:1

共引文献52

同被引文献15

  • 1中国电子学会生产技术学分会从书编委会.微电子封装技术[M].合肥:中国科技大学出版社,2003.. 被引量:1
  • 2JHON H L.BGA、 CSP、 DCA and flip-chip Technology[A]..Proceedings of the ISEP'' 96[C].,1996.20-27. 被引量:1
  • 3J-STD-012. Implementation of flip chip and chip scale technology[C], IPC, 1996. 被引量:1
  • 4JHON H L. BGA, CSP, DCA and flip-chip Technology[A]. Proceedings of the ISEP' 96[C].1996, 20-27. 被引量:1
  • 5CRUM S. Trends in advanced component technologies[J]. Electronic Packaging & Production, 1999, 38(1): 48-53. 被引量:1
  • 6GILG L. Known good die[J]. Journal of Electronic Testing: Theory and Applications, 1997 (8):15-25. 被引量:1
  • 7GHAFFARIAN R. Chip scale package implementation issues[J].Semiconductor, 2000,(10): 313-316. 被引量:1
  • 8GHAFFARIAN R. Chip scale package issues[J]. Microelectronics Reliability 2000,(40):1157-116. 被引量:1
  • 9AMAGAI M. Chip scale package (CSP) solder joint reliability and Modeling[J]. Microelectronics Reliability , 1999,(39): 463-477. 被引量:1
  • 10BALIGA J. Making room for more performance with chip scale packages[J]. Semiconductor International,1998, 21(10):85-92. 被引量:1

引证文献1

二级引证文献14

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部