期刊文献+

指令级密码处理器软件功耗建模与仿真

Instruction-based crypto-processor software power modeling and simulation
下载PDF
导出
摘要 为了分析密码处理器软件的功耗,提高软件的抗能量攻击能力,提出了基于指令的处理器功耗建模仿真方法;详细阐述了模型建立、指令功耗求解算法以及指令功耗采集平台建立方法;在此基础上对一款密码专用处理器的AES加密算法软件功耗进行了仿真,对仿真结果和实际测量结果进行了比较分析,结果表明这种处理器功耗建模方法是有效的。 To analyze the power consumption of cryptographic processor software and improve the performance to resist power attack,a method called instruction-based processor power modeling is proposed.The constructing of power model,the method to get instruction power and power measurement platform are expatiated.Based on the previous work,the power of AES encryption algorithm software adapting to an application specific crypto processor is simulated and the result is compared with the measured power data.The analysis result indicates this kind of processor power modeling method is available.
出处 《计算机工程与应用》 CSCD 北大核心 2011年第17期114-117,共4页 Computer Engineering and Applications
基金 国家高技术研究发展计划(863)No.2008AA01Z0103~~
关键词 密码处理器 指令级 功耗建模 crypto-processor; instruction-level; power modeling
  • 相关文献

参考文献8

  • 1Kocher P,Jaffe J,Jun B.Differential power analysis[C] //LNCS 1666:Proc Advances in Cryptology,CRYPTO' 99,1999:388-397. 被引量:1
  • 2Chang Hwasun.A study on securing AES against differential power analysis[D].2004. 被引量:1
  • 3张涛,范明钰,王光卫,鲁晓军.Smartcard上椭圆曲线密码算法的能量攻击和防御[J].计算机工程,2007,33(14):125-127. 被引量:10
  • 4Neffe U,Rothbart K,Steger C.A flexible and accurate energy model of an instruction-set simulator for secure smart card software design[C] //PATMOS' 04.Berlin.Heidelberg:Springer-Verlag,2004:491-500. 被引量:1
  • 5Steinke S,Knauer M,Wehmeyer L,et al.An accurate and fine grain instruction-level energy model supporting software optimizations[C] //Proc of the PATMOS' 01,Yverdon-les-bains,Switzerland,2001. 被引量:1
  • 6Tiwari V,Malik S,Wolfe A.A power analysis of embedded software:a first step toward software power minimization[J].IEEE Transactions on VLSI Systems,1994,2(4):437-445. 被引量:1
  • 7冯国臣,沈绪榜,郑新建,刘兴旺.LS-RISC指令级功耗模型的开发[J].微机发展,2005,15(9):104-107. 被引量:1
  • 8Brier E,Clavier C,Olivier F.Correlation power analysis with a leakage model[C] //Cryptographic Hardware and Embedded Systems-CHES 2004:6th International Workshop Cambridge.Heidelberg:Springer-Verlag,2004:16-29. 被引量:1

二级参考文献19

  • 1Tiwari V, Malik S, Wolfe A. Power analysis of embedded software: A first step towards software power minimization[J]. IEEE Trans. on VLSI systems, 1994,2(4):437-445. 被引量:1
  • 2Tiwari V, Malik S, Wolfe A, et al. Instruction level power analysis and optimization of software [ A]. Proceedings of Ninth International Conference on VLSI Design[ C]. Bangalore: [s. n. ], 1996. 326-328. 被引量:1
  • 3Lee M T C, Tiwari V, Malik S, et al. Power Analysis and Minimization Techniques for Embedded DSP Software[J].IEEE Trans on VL.SI System, 1997,5(1 ):124-135. 被引量:1
  • 4Russell J T,Jacome M F. Software Power Estimation and Optimization for High Performance, 32 - bit Embedded Processors[ A]. Proceedings of the International Conference on Computer Design[C]. Austin: [s. n. ], 1998. 328 - 333. 被引量:1
  • 5Sami M, Sciuto D, Silvano C, et al. Low-power data forwarding for VLIW embedded architectures[J]. IEEE Transactions on VLSI Systems,2002,10(5) :614 - 622. 被引量:1
  • 6Sami M, Sciuto D, Silvano C, et al. An instruction- level energy model for embedded VLIW architectures [ J ]. IEEE Transactions on Computer - Aided Design of Integrated Circuits and Systems,2002,21 (9) : 998 - 1010. 被引量:1
  • 7Sami M, Silvano C, Zacearia V, et al. Exploiting data forwarding to reduce the power budget of VLIW embedded procemors[A]. Proceedings of Conference and Exhibition on Design, Automation and Test in Europe[C]. Munich: [s. n. ],2001. 252 - 257. 被引量:1
  • 8Bona A, Sand M, Sduto D, et al. Energy estimation and optimization of embedded VLIW processors based on instruction clustering[A]. 39th IEEE. Proceedings on Design Automation Coherence[C]. New Orleans: [s. n. ] ,2002. 886 - 891. 被引量:1
  • 9Benini L, Bruni D, Chinosi M, et al. A Power Modeling and Estimation Framework for VLIW - based Embedded Systems[ A]. Proceedings on Power and Tuning Modeling, Optimization and Simulation[ C]. Yverdon Les Baip.s: [ s. n. ] ,2001. 26 -28. 被引量:1
  • 10Benini L, Macii A, Maeii E,et al. Analysis of energy dissipation in the memory hierarchy of embedded systems: a case study[ A]. 10th Mediterranean Electrotechnical Conference[C]. Lemesos: [s. n. ] ,2000. 236 - 239. 被引量:1

共引文献9

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部