期刊文献+

冗余多线程结构的重命名寄存器配对共享分配策略 被引量:1

The Matching Share Allocation Strategy of Rename Registers for Redundant Multithreading Architectures
下载PDF
导出
摘要 同时多线程处理器允许多个线程同时执行,一方面提高了处理器的性能,另一方面也为通过线程冗余执行来容错提供了支持.冗余多线程结构将线程复制成两份,二者独立执行,并比较结果,从而实现检错或者容错.冗余多线程结构主要采用ICOUNT调度策略来解决线程间资源共享问题.然而这种策略有可能造成"饥饿"现象,并降低处理器吞吐率.提出一种重命名寄存器配对共享分配策略,在运行N个独立线程的结构中,将重命名寄存器分成N份,每个主动线程及其相应的冗余线程共享其中的一份,这样就可以比较有效地缓解竞争式共享所带来的负面影响.实验表明,配对共享策略使得处理器的吞吐率和单个线程的性能均有较大幅度的提高. The simultaneous multithreading technique permits multiple issues from different threads simultaneously,which provides nature support for fault-tolerance by executing threads redundantly.Redundant multithreading(RMT)copies each thread into two copies that performances independently,and the corresponding results from the two threads are compared for detecting or tolerating faults.Most RMT structures adopt ICOUNT thread scheduling,which may suffer from long instruction latency.Long latency instructions may stay in critical resources(such as rename register file,instruction queue)for a long time with no contribution to the performance,and the other threads cannot obtain enough resources at the same time.So critical resources cannot be used efficiently,which causes the throughput and the single thread performance degradation.In the paper,a novel rename register allocation method called matching share(MS)is proposed.In N-contexts processor,the rename register file is divided into N copies,one of which is shared by a master thread and its corresponding slave thread,which may avoid the competition of rename register among different threads,and the sharing between master threads and slave threads avoids the drop of resource utilization.The experimental results show that the proposed MS strategy enhances both throughput and performance of single thread.
作者 印杰 江建慧
出处 《计算机研究与发展》 EI CSCD 北大核心 2011年第3期516-527,共12页 Journal of Computer Research and Development
基金 国家"九七三"重点基础研究发展计划基金项目(2005CB321604) 国家自然科学基金项目(60903033)
关键词 冗余多线程 重命名寄存器 指令队列 资源分配 同时冗余多线程 redundant multithreading rename register instruction queue resource allocation simultaneous redundant multithreading
  • 相关文献

参考文献18

  • 1Siegel T J, Averiall R M, Check M A, et al. IBM's S/390 G5 microprocessor design [J]. IEEE Micro, 1999, 19(2): 12-23. 被引量:1
  • 2Wood A, Jardine R, Bartlett W. Data integrity in HPNonStop Servers [C] //Proc of the 2nd IEEE Workshop on Silicon Errors in Logic and System Effects (SELSE). Los Alamitos, CA: IEEE Computer Society, 2006:1-6. 被引量:1
  • 3Tullsen D M, Tullsen S J, Levy H M. Simultaneous multithreading: maximizing on chip parallelism [C] //Proc of the 22nd Annual Int Symp on Computer Architecture. Los Alamitos, CA: IEEE Computer Society, 1995:392-403. 被引量:1
  • 4Mart D T, Binns F, Hill D L, et al. Hyper-threading technology architecture and mieroarchitecture [J]. Intel Technology Journal, 2002, 6(1): 4-15. 被引量:1
  • 5Preston R P, Badeau R W, Bailey D W, et al. Design of an 8-Wide superscalar RISC microprocessor with simultaneous multithreading [C] //Proc of IEEE Int Solid-State Circuits Conf. Los Alamitos, CA: IEEE Computer Society, 2002: 334-335. 被引量:1
  • 6Eric Rotenberg. AR-SMT: A mieroarchitectural approach to fault tolerance in microprocessors [C] //Proc of the 29th Int Syrup on Fault Tolerant Computing. Los Alamitos, CA: IEEE Computer Society, 1999:84-91. 被引量:1
  • 7Reinhardt S K, Mukherjee S S. Transient fault detection via simultaneous multithreading [C] //Proc of the 27th Int Symp on Computer Architecture. Los Alamitos, CA: IEEE Computer Society, 2000: 25-36. 被引量:1
  • 8Tuilsen D M, Eggers S J, Levy H M, et al. Exploiting choice: Instructions fetch and issue on an implementable simultaneous multithreading processor [C]//Proc of the 23rd Annual Int Symp on Computer Architecture. Los Alamitos, CA: IEEE Computer Society, 1996:191-202. 被引量:1
  • 9Knijnenburg P M W, Ramirez A, Latorre F, et al. Branch classification to control instruction fetch in simultaneous multithreaded architectures [C] //Proc of the Int Workshop on Innovative Architecture for Future Generation High- Performance Processors and Systems. Los Alamitos, CA: IEEE Computer Society, 2002:67-76. 被引量:1
  • 10Steven E Raasch, Steven K Reinhardt. The impact of resource partitioning on SMT processors [C] //Proe of the 12th Int Conf on Parallel Architecture and Compilation Techniques. Los Alamitos, CA: IEEE Computer Society, 2003:15-25. 被引量:1

二级参考文献17

  • 1杨华,崔刚,刘宏伟,杨孝宗.两级分配多可用重命名寄存器[J].计算机学报,2006,29(10):1729-1739. 被引量:2
  • 2Tullsen D M, Eggers S J, Levy H M. Simultaneous multithreading: Maximizing on-chip parallelism Proceedings of the 22nd Annual International Symposium on Computer Architecture. Santa Margherita Ligure, Italy, 1995:392-403. 被引量:1
  • 3Tullsen D M, Eggers S J, Emert J Set al. Exploiting choice: Instruction Fetch and issue on an implementable simultaneous multithreading processor Proceedings of the 23rd Annual International Symposium on Computer Architecture. Philadelphia, USA, 1996:191-202. 被引量:1
  • 4Tullsen D M, Brown J A. Handling long-latency loads in a simultaneous muhithreading proeessor Proeeedings of the 34th Annual International Symposium on Microarehitecture. Austin, USA, 2001: 318-327. 被引量:1
  • 5Robatmili B, Yazdani N, Sardashti Set al. Thread-sensitive instruction issue for SMT processors. IEEE Computer Architecture Letters, 2004, 3(1): 5. 被引量:1
  • 6Raasch S E, Reinhardt S K. The impact of resource partitioning on SMT processors Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques. New Orleans, USA, 2003:15-25. 被引量:1
  • 7Cazorla F J, Fernandez E, Ramirez Aet al. Improving memory latency aware fetch policies for SMT processors Proceedings of the 5th International Symposium on High Performance Computing. Orlando, USA, 2003:70-85. 被引量:1
  • 8Cazorla F J, Ramirez A, Valero M et al. DCache warn: An I-Fetch policy to increase SMT efficiency Proceedings of the 18th International Parallel and Distributed Processing Symposium. Santa Fe, USA, 2004:1037-1046. 被引量:1
  • 9El-Moursy A, Albonesi D H. Front-end policies for improved issue efficiency in SMT processors Proceedings of the 9th International Symposium on High-Performance Computer Architecture. Anaheim, USA, 2003:31-40. 被引量:1
  • 10Falcon A, Ramirez A, Valero M. A low-complexity, highperformance fetch unit for simultaneous multithreading processors Proceedings of the 10th International Symposium on High Performance Computer Architecture. Madrid, Spain, 2004:244-253. 被引量:1

共引文献2

同被引文献5

  • 1M. Denman.PowerPC 604. In Hot Chips VI, pages 193-200,August 1994. 被引量:1
  • 2Austin T,Larson E,Ernst D.SimpleScalar:An infrastructure for computer system modeling[J].IEEE Computer,2002,35(2):59-67. 被引量:1
  • 3J.Sharkey.M-SIM2.0:A flexible, muhi-threaded dimulation environment. Tech Report CS-TR-05-DP1, Department of Computer Sci- ence, SUNY Binghamton,2005. 被引量:1
  • 4Sharkey J J,Ponomarev D V.Balancing ILP and TLP in SMT Architectures through Out-of-Order Instruction Dispateh[C].Proceedings of the 2006 International Conference on Parallel Processoring. Columbus, Ohio, August 2006:329-336. 被引量:1
  • 5陈剑龙,傅忠传,崔刚.SimpleScalar模拟器内核分析及应用[J].哈尔滨工业大学学报,2004,36(5):652-654. 被引量:9

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部