期刊文献+

改进型Cordic在DDS杂散抑制中的研究与仿真 被引量:2

Research and simulation on DDS spurious suppression based on improved Cordic
下载PDF
导出
摘要 依据DDS(直接数字频率合成)输出频谱特性和Cordic(坐标旋转数字计算机)算法基本原理,针对基于Cordic结构的DDS设计中相位角迭代方向不确定性和旋转角度非整周期性的缺陷,采用了相位角分阶段旋转法和多区域相位映射法对Cordic结构的DDS进行改进。通过Matlab输出信号和频谱仿真验证了所用方法的正确性和可行性,使用VHDL语言设计出16级流水线结构的改进后Cordic型DDS。Quartus II综合编译和Modelsim仿真后得出改进后DDS计算误差为10-5、硬件消耗仅为23%、SFDR(无杂散动态范围)扩至200dB。理论分析和实验结果证明了这两种方法改进综合后抑制杂散的有效性。 According to the output of DDS spectral characteristics and the Cordic algorithm, the stepped rotation angle and multi-regional phase mapping methods are taken to solve the uncertain iteration direction and non-integer period of DDS based on Cordic structure.The spectrum of the signal from the improved Cordie of DDS is pure and the spurious signal is suppressed.16-stage pipeline structure of DDS is designed with FPGA and VHDL.The study of Modelsim simulation and Quartus compilation shows effectiveness of these two improved methods with lower calculation errors of 10-5,less hardware consumption of 23 % ,and the band of SFDR is enlarged to 200 dB.
出处 《计算机工程与应用》 CSCD 北大核心 2010年第33期63-66,共4页 Computer Engineering and Applications
关键词 改进型Cordic 直接数字频率合成(DDS) 杂散抑制 现场可编程门阵列(FPGA) 迭代方向 improved Cordic Direct Digital Synthesizer(DDS) spurious suppression Field-Programmable Gate Array(FPGA) iterate direction
  • 相关文献

参考文献7

二级参考文献30

  • 1沈志东,刘福太.一种基于CORDIC算法的直接数字频率合成器[J].海军航空工程学院学报,2005,20(5):575-577. 被引量:3
  • 2朱冰莲,罗正岳,陈禧.一种基于改进型CORDIC算法的数控振荡器[J].电子技术应用,2007,33(7):52-54. 被引量:1
  • 3Tierney J, Rader C, Gold B. A digital frequency synthesizer[J]. IEEE Trans Audio Electroacoust, 1971, 54(19): 48-56. 被引量:1
  • 4Vankka J, Halonen K. Direct digital synthesizers: theory, design and applications[M]. Norwell: Kluwer Academic, 2001: 337-402. 被引量:1
  • 5Chang Yong Kang. CORDIC-based high-speed direct digital frequency synthesis [D]. Austin: Computer Science Division, University of Texas at Austin, 2003. 被引量:1
  • 6Madisetti A, Kwentus A Y, Willson A N. A 100 MHz, 16 b, direct digital frequency synthesizer with a 100dBc spurious free dynamic range[J]. IEEE J Solid-state Circuits, 1999, 34(8): 1 034-1 043. 被引量:1
  • 7Caro D, Petra N, Strollo M. A 380 MHz, 150 mW direct digital synthesizer/mixer in 0. 25μm CMOS [J]. IEEE ISSCC Dig Tech, 2006, 192(3) : 258-259. 被引量:1
  • 8Davide D, Nicola P, Strollo M. A 380 MHz direct digital synthesizer/mixer with hybrid CORDIC architecture in 0.25 μm CMOS[J]3. IEEE J Solid-state Circuits, 2007, 42(1): 151-160. 被引量:1
  • 9Langlois J,AI-Khalili D. Phase to sinusoid amplitude conversion techniques for direct digital frequency synthesis[J]. IEE Proc Circuits Devices Syst, 2004, 151 (6) : 519-529. 被引量:1
  • 10Sodagar A M, Lahiji G R. A pipeline ROM less architecture for sine-output direct digital frequency synthesizers using the second-order parabolic approximation[J]. IEEE Trans on Circuit and Systems, 2001, 48(9) : 850-857. 被引量:1

共引文献64

同被引文献22

引证文献2

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部