期刊文献+

基于容错虫洞路由的动态片上网络研究 被引量:3

The Research of DyNoC Based on Fault-Tolerant Wormhole Routing Algorithms
下载PDF
导出
摘要 提出将容错虫洞路由应用于动态片上网络DyNoC,能有效解决实时放置任务间的通信;并提出了增强型动态片上网络,增加了处理单元PE和周围路由节点Router的连线,并赋予PE自主选择路由源目节点能力,明显减少路由跳数,改善了网络的互连性.通过OPNET软件仿真,增强型DyNoC的平均端到端延迟比DyNoC缩短27%,而吞吐率则显著提高35%,可以有效缓减对片上路由资源缓存的需求. In order to solve the problem of real-time communication between dynamic reconfigurable modules, Fault-Tolerant Wormhole Routing Algorithms are proved to be effective on DyNoC and a new Improved-DyNoC is presented in this paper. In this structure, the number of connections between Router and PE is increased and the entire network connectivity is strengthened. Otherwise, rooting hops are obviously decreased as PE can decide which one to be the source or destination rooter. Finally simulated through OPNET, the average end to end delay of Irnproved-DyNoC is shorted by 27 %, while the throughput is improved obviously by 35 % compared with DyNoC.
出处 《微电子学与计算机》 CSCD 北大核心 2010年第9期5-7,共3页 Microelectronics & Computer
基金 国家自然科学基金项目(60676014) 四川省应用基础研究基金项目(2006J13-072)
关键词 动态片上网络 动态可重构 容错虫洞路由 OPNET DyNeS dynamic reconfigurable fanlt-tolerant wormhole routing OPNET
  • 相关文献

参考文献6

  • 1覃祥菊,朱明程,张太镒,魏忠义.FPGA动态可重构技术原理及实现方法分析[J].电子器件,2004,27(2):277-282. 被引量:44
  • 2Ahmadinia A, Bobda C, Bednara M. A new approach for on -line placement on reconfigurable devices [ J ]. Parallel and Distributed Processing Symposium, 2004(18):26- 30. 被引量:1
  • 3刘倩,李广军,郭志勇.动态可重构系统的通信结构研究[J].单片机与嵌入式系统应用,2007,7(11):5-7. 被引量:3
  • 4Bobda C, Ahmadinia A. A dynamic interconnection of reconfigurable modules on reconfigurable devices[ J ]. Design & Test of Computers, 2005,22(5) :443 -451. 被引量:1
  • 5Rajendra V, Boppana, Suresh C. Fault- tolerant wormhole rooting algorithms for mesh networks [ J ]. IEEE Transaction on computers, 1995,44 (7) : 848 - 864. 被引量:1
  • 6陈敏编著..OPNET网络仿真[M].北京:清华大学出版社,2004:352.

二级参考文献21

  • 1Rolf Enzler The Current Status of Recongurable Computing[R].Swiss Federal Institute of Technology Electronics Laboratory. 被引量:1
  • 2Patrick Lysaght,Jon Stockwood.A Simulation Tool for Dynamically Reconfigarable FPGA[M]. 被引量:1
  • 3Ye A,Shenoy N,Hauck S,Banerjee P.A Compiler for a processor with a RFU[C].In:Proc.Int.Conf.Computer-Aided Design,San Jose,CA,Nov.1999. 被引量:1
  • 4Govindarajan S,Ouaiss I,Kaul M,Srinivasan V.An effective design approach for dynamically reconfigurable architectures[C].In:Proc.Symp.FCCM'9),Napa,CA,Apr.1998. 被引量:1
  • 5Scheduling for dynamically reconfigurable FPGAs[C].In:Proc.Int.Workshop Logic and Architecture Synthesis,Grenoble,France,Dec.1995:328-336. 被引量:1
  • 6GajjalaPurna K M and Bhatia D.Temporal partitioning and scheduling for reconfigurable computing[C].In:Proc.IEEE Symp.FPGAs for Custom Computing Machines,1998:329-330. 被引量:1
  • 7Hauck S.Configuration prefetch for single context reconfigurablCoprocessors[C].In:FCM/SIGDA Int.Symp.Field-Programmable Gate Arrays,Monterey,CA,Feb.1998:65-74. 被引量:1
  • 8Rafael Maestre ect,A Framework for Reconfigurable Computing:Task Scheduling and Context Management[J].IEEE Transcation On VLSI Systems,2001,9(6). 被引量:1
  • 9Lee Ming-Hauqs,et al.Design and Implementation of the Morpho Sys Reconfigurable Computing Processor http://www.eng.uci.edu/morphosys/docs/JVSP.pdf. 被引量:1
  • 10Moreno J M.et al.Reliation of Self-Repairing and Evoluable Hardware Structures by Means of Implicit Self-Configuration[J].IEEE 1999,182-187. 被引量:1

共引文献45

同被引文献14

  • 1Daly J,Towles B.Route Packets,Not Wires:On-chip Intercon-nection Networks[EB/OL].(2010-05-23).http://cva.Stanford.edu/publications/2001/onchip_dac01.pdf. 被引量:1
  • 2Furber S.Living with Failure:Lessons from Nature?[C]//Proc.ofthe 11the IEEE European Test Symposium.Southampton,UK:[s.n.],2006:4-8. 被引量:1
  • 3Fick D,De-Orio A,Gregory C,et al.A Highly Resilient RoutingAlgorithm for Fault-tolerant NoCs[C]//Proc.of DATE’09.[S.l.]:IEEE Press,2009. 被引量:1
  • 4Valinataj M,Mohammadi S,Plosila J.A Fault-tolerant andCongestion-aware Routing Algorithm for Networks-on-Chip[C]//Proc.of Conf.on Design and Diagnostics of Electronic Circuitsand Systems.[S.l.]:IEEE Press,2010:139-144. 被引量:1
  • 5Rantala1 V,Lehtonen1 T,Liljeberg P,et al.Multi NetworkInterface Architectures for Fault Tolerant Network-on-Chip[R].Turku Centre for Computer Science,Tech.Rep.:935,2009. 被引量:1
  • 6Benini L,Micheli G De. Networks on chips= a new SoC paradigm[J].Computer,2002,(01):70-78. 被引量:1
  • 7Glass C J,Ni L M. The turn model for adaptive Rou-ting[J].ACM,1994,(05):874-902. 被引量:1
  • 8Chiu GM. The odd-even turn model for adaptive rou-ting[J].IEEE Transactions on Parallel and Distribu-ted Systems,2000,(07):729-738. 被引量:1
  • 9Hemayet H,Mostak A,Abdullah A. GpNoC-sim--A,general purpose simulator for network-on-chip[R].Dhaka,Information and Communication Technology,2007.254-257. 被引量:1
  • 10万玉鹏,吴宁.基于自适应算法的NoC路由单元的系统级设计[J].微电子学与计算机,2010,27(5):42-45. 被引量:4

引证文献3

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部