期刊文献+

可重构系统中基于MMU的软硬件任务间通信方法的研究 被引量:1

A MMU-based communication mechanism for dynamic reconfigurable systems
下载PDF
导出
摘要 由现场可编程门阵列(FPGA)和CPU构成的动态可重构混合系统具有计算性能高、灵活性强、适用范围广等优点,它的出现使硬件与软件的界限变得模糊,让软件拥有了硬件的高性能,硬件具备了软件的灵活性。但是由于硬件任务不支持程序上下文切换,不具有虚拟内存机制,不能够唤醒系统服务,混合软硬件任务的运行使得程序的虚拟和系统软件的可迁移性降低。提出了一种基于存储管理单元(MMU)的软硬件任务间通信方法,通过引入一种基于MMU思想的虚拟地址映射机制,在硬件中实现了描述MMU进行虚拟地址映射行为的模块,使硬件任务同软件任务一样具有虚拟地址,并利用这种机制实现了软硬件任务之间的通信。 The reconfigurable system blended by field programmable gate array(FPGA) and CPU bears the characters such as high computing performance,flexibility and wide adaptation,which blurs the confinement between hardware and software,and mixes the high performance of hardware with software,besides the flexibility of software with that of hardware.Due to the lack of execution context,virtual memory abstraction and the ability of invoking system services,the portability of hardware applications are still low.A new mechanism based on virtual memory for hardware applications is introduced,and a hardware model is used to implement the behavior of memory management unit(MMU),which makes hardware applications communicate in virtual memory.This kind of mechanism is used to fulfill the communication between hardware and software applications.
出处 《中国科技论文在线》 CAS 2010年第1期72-75,共4页
基金 国家高技术研究发展计划(863计划)(2007AA01Z181) 国家自然科学基金(60973017) 辽宁省自然科学基金(20082032)
关键词 可重构 MMU 软硬件通信 通信机制 reconfiguration MMU software/hardware communication communication mechanism
  • 相关文献

参考文献6

  • 1段然,樊晓桠,高德远,沈戈.可重构计算技术及其发展趋势[J].计算机应用研究,2004,21(8):14-17. 被引量:19
  • 2黄海鹰,黄华.可重构计算机[J].微处理机,1999,20(2):39-40. 被引量:4
  • 3Kwok-Hay S H,Tkachenko A,Brodersen R.A unified hardware software runtime environment for FPGA based reconfigurable computers using BORPH. CODES+ISSS2006:Proceedings of the4th International Conference on Hardware Software Codesign and System Synthesis . 2006 被引量:1
  • 4Vuletic M,Pozzi L,Ienne P.Virtual memory window for a portable reconfigurable cryptography coprocessor. Proceedings-12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines,FCCM2004 . 2004 被引量:1
  • 5Barr,Michael.A Reconfigurable Computing Primer. Multimedia Systems Design . 1998 被引量:1
  • 6Vuletic M,Pozzi L,Ienne P.Seamless Hardware-Software Integration in Reconfigurable Computing Systems. IEEE Design and Test of Computers . 2005 被引量:1

二级参考文献21

  • 1G Estrin,et al. Parallel Processing in a Restructurable Computer System [ J ]. IEEE Trans. Electronic Computers, 1963, ( 12 ): 747 - 755. 被引量:1
  • 2H Singh, M Lee, G Lu, et al. MorphoSys: An Integrated Re-configurable Architecture[ C]. Proc. NATO Symp. System Concepts and Integration, Monterey, CA, 1998. 被引量:1
  • 3Hartenstein R. Trends in Reconfigurable Logic and Reconfigurable Computing [ C ]. Electronics, Circuits and Systems, 9th International Conference on,2002. 801 - 808. 被引量:1
  • 4H Sing, h, Ming-Hau Lee, et al. MorphoSys: An Integrated Reconfigurable System for Data-parallel and Computation-intensive Applicatons [ J ]. Computers, IEEE Transactions on,2000,49 ( 5 ) :465-481. 被引量:1
  • 5Xilinx Corporaton[ EB/OL]. http ://www. xilinx. com,2002-12. 被引量:1
  • 6Hauser J R,Wawrzynek J. Garp:A MIPS Processor with a Reconfigurable Coprocessor. FPGAs for Custom Computing Machines, Procee dings[ C]. The 5th Annual IEEE Symposium on, 1997.12-21. 被引量:1
  • 7PACT Corporation[ EB/OL]. http://www. pactcorp. com,2003-05. 被引量:1
  • 8Greenbaum J. Reconfigurable Logic in SoC Systems[ C ]. Custom Integrated Circuits Conference, Proceedings of the IEEE ,2002.5-8. 被引量:1
  • 9A Dehon. Reconfigurable Architecture for General Purpose Computing [ R]. Report no. AITR 1586,MIT AI Lab. ,1996. 被引量:1
  • 10Becker F. Configurable Systems-on-chip: Commercial and Academic Approaches. Electronics, Circuits and Systems [ C ]. 9th International Conference,2002. 809 - 812. 被引量:1

共引文献20

同被引文献5

引证文献1

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部