期刊文献+

片上多核处理器存储一致性验证 被引量:13

Memory Consistency Verification of Chip Multi-Processor
下载PDF
导出
摘要 存储一致性验证是片上多核处理器功能验证的重要部分.由于验证并行程序的执行结果是否符合存储一致性模型理论上是NP难问题,现有的验证方法中只能采用一些时间复杂度大于O(n3)的不完全方法.发现在支持写原子性的多处理器系统中,两条执行时间不重叠的操作之间存在确定的时间序.通过引入时间序的概念,设计并实现了一种线性时间复杂度的存储一致性验证工具LCHECK.LCHECK利用时间序将验证局部化,使得在表示程序执行结果的有向图中,序关系边的推导和正确性检测都被限定在有限范围内.与现有其他方法相比,LCHECK时间复杂度低,对程序长度和访存地址数没有限制,因此验证效率更高.作为国产片上多核处理器龙芯3号的重要验证工具,LCHECK发现了一些存储系统的设计错误. Memory consistency verification is an important part of functional validation of CMP (chip multiprocessor). Since checking an execution of a parallel program against a memory consistency model is known to be an NP-hard problem, in practice, incomplete verification methods with higher than O(n^3) time complexity are used to deal with memory consistency verification. In this paper, a linear time complexity memory consistency verification tool LCHECK is introduced. In the multi-processor system which supports store atomieity, there must be a time order between two operations with disjoint execution periods: The former operation in time order must be observed by the latter operation. LCHECK localizes memory consistency verification based on time order. It infers edges of orders and checks correctness in bounded operations. LCHECK is used in the verification of an industrial CMP, Godson-3, and finds many bugs of memory subsystem of Godson-3.
出处 《软件学报》 EI CSCD 北大核心 2010年第4期863-874,共12页 Journal of Software
基金 国家自然科学基金Nos.60603049 60673146 60736012 60721061 国家高技术研究发展计划(863)Nos.2007AA01Z112 2008AA110901 2007AA01Z114 国家重点基础研究发展计划(973)No.2005CB321600~~
关键词 存储一致性模型 验证 时间序 片上多核处理器 缓存一致性 memory consistency model verification time order chip multi-processor cache coherence
  • 相关文献

参考文献20

  • 1Chatterjee P,Sivaraj H,Gopalakrishnan G.Shared memory consistency protocol verification against weak memory models:Refinement via model-checking.In:Proc.of the 14th Int'l Conf.on Computer Aided Verification (CAV 2002).2002.http://www.cs.utah.edu/formal_verification/papers/cav02paper.pdf. 被引量:1
  • 2Yang Y,Gopalakrishnan G,Lindstrom G,Slind K.Nemos:A framework for axiomatic and executable specifications of memory consistency models.In:Proc.of the 18th Int'l Parallel and Distributed Processing Symp.(IPDPS 2004).2004.http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1302944. 被引量:1
  • 3Gibbons P,Korach E.On testing cache-coherent shared memories.In:Proc.of the 6th ACM Symp.on Parallel Algorithms and Architectures (SPAA'94).1994.http://delivery.acm.org/10.1145/190000/181328/p177-gibbons.pdf?key1=181328&key2=318237 8621&coll=GUIDE&dl=GUIDE&CFID=82133830&CFTOKEN=76647768. 被引量:1
  • 4Gibbons P,Korach E.Testing shared memories.SIAM Journal on Computing,1997,26(4):1208-1244. 被引量:1
  • 5Meixner A,Sorin D.Dynamic verification of sequential consistency.In:Proc.of the 32nd Int'l Symp.on Computer Architecture (ISCA 2005).2005.http://people.ee.duke.edu/~sorin/papers/isca05_dvsc.pdf. 被引量:1
  • 6Meixner A,Sorin D.Dynamic verification of memory consistency in cache-coherent multithreaded computer architectures.In:Proc.of the Int'l Conf.on Dependable Systems and Networks (DSN 2006).2006.http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=& arnumber=1633497&userType=inst. 被引量:1
  • 7Hangal S,Vahia D,Manovit C,Lu J,Narayanan S.Tsotool:A program for verifying memory systems using the memory consistency model.In:Proc.of the 31st Int'l Symp.on Computer Architecture (ISCA 2004).2004.http://ieeexplore.ieee.org/ iel5/9170/29103/01310768.pdf?arnumber=1310768. 被引量:1
  • 8Manovit C,Hangal S.Efficient algorithms for verifying memory consistency.In:Proc.of the 17th ACM Symp.on Parallelism in Algorithms and Architecture (SPAA 2005).2005.http://delivery.acm.org/10.1145/1080000/1074011/p245-manovit.pdf?key1= 1074011&key2=6873378621&coll=GUIDE&dl=GUIDE&CFID=82135957&CFTOKEN=66149051. 被引量:1
  • 9Roy A,Zeisset S,Fleckenstein C,Huang J.Fast and generalized polynomial time memory consistency verification.In:Proc.of the 18th Int'l Conf.on Computer Aided Verification (CAV 2006).Berlin,Heidelberg:Springer-Verlag,2006.503-516. 被引量:1
  • 10Manovit C,Hangal S.Completely verifying memory consistency of test program executions.In:Proc.of the 12th Int'l Symp.on High-Performance Computer Architecture (HPCA 2006).2006.http://ieeexplore.ieee.org/iel5/10647/33614/01598123.pdf? arnumber=1598123. 被引量:1

同被引文献140

  • 1朱丹,李暾,郭阳,李思昆.微处理器体系结构级测试程序自动生成技术[J].软件学报,2005,16(12):2172-2180. 被引量:7
  • 2李崇民,王海,李兆麟.CMP中Cache一致性协议的验证[J].电子技术应用,2005,31(12):1-4. 被引量:4
  • 3易江芳,佟冬,程旭.使用贝叶斯网络的高效模拟矢量生成方法[J].计算机辅助设计与图形学学报,2007,19(5):616-621. 被引量:7
  • 4胡伟武,夏培肃.顺序一致共享存储系统中的乱序执行技术──基本理论[J].计算机学报,1997,20(6):481-490. 被引量:3
  • 5GRAMAA.并行计算导论[M].张武,译.北京:机械工业出版社,2005. 被引量:4
  • 6Leverich J, Arakida H, Solomatnikov A, et al. Comparing Memory Systems for Chip Multiprocessors[C]//Proc. of the 34th Annual International Symposium on Computer Architecture.San Diego, USA: ACM Press, 2007: 358-368. 被引量:1
  • 7Alur R, McMillan K, Peled D. Model-checking of Correctness Conditions for Concurrent Objects[C]//Proc. of the llth Annual IEEE Symposium on Logic in Computer Science. [S. 1.]: IEEE Computer Society, 1996: 219-228. 被引量:1
  • 8Ludden J M, Roesner W, Heiling G M, et al. Functional Verification of the POWER4 Microprocessor and POWER4 Multiprocessor Systems[J]. IBM Journal of Research and Development, 2002, 46(1): 53-76. 被引量:1
  • 9Hangal S, Vahia D, Manovit C, et al. TSOtool: A Program for Verifying Memory Systems Using the Memory Consistency Model[C]//Proc. of the 31st Annual International Symposium on Computer Architecture. Los Alamitos, USA: IEEE Computer Society, 2004: 114-123. 被引量:1
  • 10Manovit C, Hangal S. Efficient Algorithms for Verifying Memory Consistency[C]//Proc. of the 17th Annual ACM Symposium on Parallelism in Algorithms and Architectures. Las Vegas, USA: ACM Press, 2005: 245-252. 被引量:1

引证文献13

二级引证文献65

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部