期刊文献+

基于Virtex-5FPGA的系统监测器设计 被引量:1

Design of system monitor based on Virtex-5 FPGA
下载PDF
导出
摘要 Virtex-5FPGA系列器件自带的系统监测器模块为数字多普勒接收机中片上温度和供应电压的监测提供一种简单而高效的解决方案。在Xilinx ISE10.1开发平台中,利用Xilinx提供的系统监测器模块,根据要求设计一个系统监测器并仿真设计。然后,在ChipScope中,通过JTAG接口观测器件的温度和供应电压并测试设计的内部信号,并给出测试结果。 In the digital doppler receiver,a built-in system monitor block in Virtex-5 FPGA family devices provides an easy and efficient solution for monitoring its on-chip temperature and supply vohage.On the Xilinx ISE10.1 development platform,according to the requirements, a system monitor is designed with system monitor block provided by Xilinx,and then simulated.The temperature and supply voltage are observed by JTAG interface and the internal signals of the design are tested in the ChipScope.The test results are given.
出处 《电子设计工程》 2010年第2期56-59,共4页 Electronic Design Engineering
关键词 系统监测器 数字多普勒接收机 VIRTEX-5 FPGA ChipScope JTAG system monitor digital doppler receiver Virtex-5 FPGA ChipScope JTAG
  • 相关文献

同被引文献12

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部