期刊文献+

子字并行加法器的研究与实现 被引量:2

Research and implementation of subword-parallel adder
下载PDF
导出
摘要 子字并行加法器能够有效提高多媒体应用程序的处理性能。基于门延迟模型对加法器原理及性能进行了分析,设计了进位截断和进位消除两种子字并行控制机制。在这两种机制的指导下,实现了多种子字并行加法器,并对它们的性能进行了比较和分析。结果表明进位消除机制相对于进位截断机制需要较短的延时,较少的逻辑门数以及较低的功耗。在各种子字并行加法器中,Kogge-Stone加法器具有最少的延迟时间,RCA加法器具有最少的逻辑门数和最低的功耗。研究结果可以用于指导子字并行加法器的设计与选择。 Subword-parallel adder can efficiently improve the performance of multimedia application.Based on the gate-delay model,this paper analyzes the design and performance of those scalar adders and presents two control mechanisms for subwordparallel:Carry truncation and carry elimination.Under the guidance of those two mechanisms,this paper implements several different subword-parallel adders and analyzes their performances.The results show that the carry elimination mechanism has shorter delay,fewer gates and lower power consumption than carry truncation mechanism.Among those subword-parallel adders,Kogge-Stone adder has the shortest delay and ripple carry adder has the fewest gates and lowest power.The research results presented in this paper can be used to guide the design and selection of subword-parallel adders.
出处 《计算机工程与应用》 CSCD 北大核心 2009年第36期54-59,共6页 Computer Engineering and Applications
基金 国家自然科学基金 No.60773024 No.60873015 国防科技大学优秀研究生创新资助No.S070606~~
关键词 子字并行 加法器 进位截断 进位消除 subword-parallel adder carry truncation carry elimination
  • 相关文献

参考文献10

  • 1Senthilvelan M,Schuhe M J.A flexible arithmetic and logic unit for multimedia processing [C]//Advanced Signal Processing Algorithms,Architectures,and Implementations XIII,Proceedings of SPIE, Bellingham, 2003,520S: 520-528. 被引量:1
  • 2Yamamoto H,Erickson S.Design and comparison of standard adder schemes[C]//CS252A,Winter 2004,UCLA,2004: 134-141. 被引量:1
  • 3Burgess N.Packed Arithmetic on a Prefix Adder(PAPA)[C]//Advanced Signal Processing Algorithms, Architectures, and Implementations XII,Proceedings of SPIE,2002,4791:329-338. 被引量:1
  • 4Weinberger A,Smith J L A.A logic for high-speed addition[J].National Bureau of Standards Circular, 1958,591:3-12. 被引量:1
  • 5Kogge P M,Stone H S.A parallel algorithm for the efficient solution of a general class of recurrence equations[J].IEEE Transactions on Computer, 1973,C-22(8):786-792. 被引量:1
  • 6Brent R P,Kung H T.A regular layout for parallel adders[J].IEEE Transactions on Computer, 1982, C-31 (3) : 260-264. 被引量:1
  • 7Ladner R E,Fischer M J.Parallel prefix computation [J].ACM, 1980,27(4) : 831-838. 被引量:1
  • 8Zimmermann R.Binary adder architectures for cell-based VLSI and their synthesis[D].Zurich:Swiss Federal Institute of Technology, 1997. 被引量:1
  • 9Manzoul M A.Parallel CLA algorithm for fast addition[C]//International Conference on Parallel Computing in Electrical Engineering, PARELEC, 2000: 55-58. 被引量:1
  • 10Beaumont-Smith A,Lim C C.Parallel prefix adder design[C]//Proceedings of 15th IEEE Symposium on Computer Arithmetic, 2001:218-225. 被引量:1

同被引文献19

  • 1Streaming SIMD Extensions[EB/OL]. (2011-11-20). http://en. wikipedia.org/wiki/Streaming_SIMD_Extensions. 被引量:1
  • 2Wu Dan, Zou Xuecheng, Dai Kui, et al. Implementation and Evaluation of Parallel FFT on ESCA Architecture[J]. Journal of Zhejiang University, 2011, 12( 12): 976-989. 被引量:1
  • 3Suzuki K, Daito M, Inoue T, et al. A 2000-MOPS Embedded RISC Processor with a Rambus DRAM Controller[J]. Journal of Solid-State Circuits, 1999, 34(7): 1010-1021. 被引量:1
  • 4Tan D. Multiple-precision Fixed-point Vector for Multiply Accumulator Using Shared Segmentation[C]//Proc. of IEEE Symposium on Computer Arithmetic. [S. 1.]: IEEE Press, 2003. 被引量:1
  • 5Wires K E, Schulte M J. Combined Unsigned and two's Com- plement Squarers[C]//Proc. of the 23rd Asilomar Conference on Signals, Systems, and Computers. [S. 1.]: IEEE Press, 1999. 被引量:1
  • 6Krithivasan S, Schulte M J. Multiplier Architectures for Media Processing[C]//Proceedings of the 37th Asilomar Conference on Signals, Systems and Computers. [S. 1.]: IEEE Press, 2003. 被引量:1
  • 7~~allace C S. A Suggestion for a Fast Multiplier[J]. IEEE Transaetions on Electronic Computers. 1964. 13(1): 14-17. 被引量:1
  • 8Jessani R M, Putrino M. Comparison of Single and Dual-pass Multiply-add Fused Floating-point Units[J]. IEEE Transactions on Computers, 1998, 47(9): 927-937. 被引量:1
  • 9Hokenek E, Montoye R K, Cook P W. Second-generation RISC Floating Point with Multiply-add Fused[J]. Journal of Solid-State Circuits, 1990, 25(5): 1207-1213. 被引量:1
  • 10IEEE. IEEE Standard: 754-2008 Floating-Point Arithmetic[S]. 2008. 被引量:1

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部