期刊文献+

A low-loss V-groove coplanar waveguide on an SOI substrate

A low-loss V-groove coplanar waveguide on an SOI substrate
原文传递
导出
摘要 A novel low-loss 50-Ω coplanar waveguide with V-groove on an SOI substrate is proposed.Through a CMOS-compatible process and anisotropic etching of silicon, surface silicon is removed from the SOI.The measured results show that the V-groove coplanar waveguide causes about 50% less loss than the conventional one at a high frequency of up to 40 GHz. A novel low-loss 50-Ω coplanar waveguide with V-groove on an SOI substrate is proposed.Through a CMOS-compatible process and anisotropic etching of silicon, surface silicon is removed from the SOI.The measured results show that the V-groove coplanar waveguide causes about 50% less loss than the conventional one at a high frequency of up to 40 GHz.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2009年第7期51-53,共3页 半导体学报(英文版)
基金 supported by the Shanghai Science & Technology Committee(Nos.075007033, 07QB14018)
关键词 SOI coplanar waveguide low loss radio frequency SOI coplanar waveguide low loss radio frequency
  • 相关文献

参考文献10

  • 1Lederer D,Raskin J P.RF performance of a commercial SOI technology transferred onto a passivated HR silicon substrate[].IEEE Transactions on Electron Devices.2008 被引量:1
  • 2Hasani F,Masoumi N,Forouzandeh B.Crosstalk noise reduc- tion techniques using SOI substrate[].IEEE Workshop on Signal Propagation on Interconnects.2008 被引量:1
  • 3Gianesello F,Gloria1 D,Raynaud C et al.Integration of ultra wide band high pass filter using high performance inductors in advanced high resistivity SOI CMOS technology[].IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Sys- tems.2006 被引量:1
  • 4Gianesello F,Gloria D,Raynaud C, et al.Integrated inductors in HR SOI CMOS technologies: on the economic advantage of SOI technologies for the integration of RF applications[].IEEE International SOI Conference.2007 被引量:1
  • 5Siligaris A,Mounet C,Reig B, et al.CMOS SOI technology for WPAN application to 60 GHz LNA[].IEEE International Confer- ence on ICICDT.2008 被引量:1
  • 6Lawrence E Larson.Integrated circuit technology options for RFIC’s Present status and future directions[].IEEE Journal of Solid State Circuits.1998 被引量:1
  • 7Y.H. Wu,Albert Chin,K. H. Shih,C. C. Wu,C. P. Liao,S. C. Pai,and C. C. Chi."Fabrication of Very High Resistivity Si with Low Loss and Cross Talk"[].IEEE Electronics Device Letters.2000 被引量:1
  • 8Kim J,Plouchart J-O,Zamdmer N,et al.High-performance three-dimensional on-chip inductors in SOI CMOS technology for monolithic RF circuit applications[].IEEE Symp Radio Frequency Integrated Circuits (RF IC).2003 被引量:1
  • 9Kim J,Plouchart J-O,Zamdmer N,et al.3-dimensional vertical parallel plate capacitors in an SOI CMOS technology for integrated RF circuits[].IEEE Symp VLSI Circ.2003 被引量:1
  • 10M.Si Moussa,C.Pavageau.Behaviour of TFMS and CPW line on SOI substrate versus high temperature for RF applications[].Solid State Electronics.2006 被引量:1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部