期刊文献+

双阈值VLSI低测试功耗方法研究 被引量:1

Research on novel low test power based on two threshold VLSI
下载PDF
导出
摘要 提出一种测试功耗优化的新方法,它通过阈值门电路调节和漏电流优化两种方法相结合来降低静态功耗。通过算法寻找电路的关键路径,去除伪路径,然后在关键电路上设置低阈值门电路,在非关键电路上设置高阈值门电路(不违反时序约束的前提下),利用测试向量的无关位特性来调整测试向量和测试架构,达到降低漏电流的目的。通过以上两种途径,整体上达到功耗优化的结果,实验结果证实了本方法的有效性。 This paper proposed a new test power consumption optimization approach, it reduced the static power consuming through voltage sealing and leakage optimization. To find the critical path through the algorithm, eliminate the false path, and then set low threshold voltage on the critical path, set high threshold voltage on the non-critical paths( without violating the timing constraints). To regular the test vector and modify the test architecture based on the don' t care bits, so it could reduce the leakage current. With the two.ways, got a better optimization result. The experiment shows the efficiency.
作者 邢军 王冠军
出处 《计算机应用研究》 CSCD 北大核心 2009年第4期1402-1404,1408,共4页 Application Research of Computers
基金 国家自然科学基金资助项目(69973014)
关键词 测试功耗 电压调节 漏电流优化 测试向量 test power consuming voltage scaling leakage current optimization test vector
  • 相关文献

参考文献9

二级参考文献52

  • 1吴琦,熊光泽.非平稳自相似业务下自适应动态功耗管理[J].软件学报,2005,16(8):1499-1505. 被引量:20
  • 2BHADRA J,ABADIR M S. A quick and inexpensive method to identify false critical paths using ATPG techniques: an experiment with a PowerPC microprocessor[A]. In Proc IEEE Custom Integrated Circuits Conference[C]. Orlando, 2000. 被引量:1
  • 3RAIMI R, ABRAHAM J A. Detecting false timing paths[A]. In Proc Design Automation Conference[C]. New Orleans, 1999. 被引量:1
  • 4LARRABEE T. Test pattern generation using Boolean satisfiability[J]. IEEE Trans on Computer-Aided Design, 1992, 11(1):4-15. 被引量:1
  • 5CHEN H C, DU D H. Path sensitization in critical path problem[J]. IEEE Trans on Computer-Aided Design, 1993, 12(2): 196-207. 被引量:1
  • 6RICHARD R, ABRAHAM J. Detecting false timing paths: experiment on PowerPC microprocessors[A]. In Proc Design Automation Conference[C]. New Orleans, 1999. 被引量:1
  • 7SILVA J P, SAKALLAH K A. GRASP-a new search algorithm for satisfiability[A]. In Proc ICCAD[C]. San Jose, USA, 1996. 被引量:1
  • 8Benini L,Micheli G D.System-level power optimization:Techniques and tools.ACM Transactions on Design Automation of Electronic Systems,2000,5(2):115-192 被引量:1
  • 9Benini L,Bogliolo A,Micheli G D.A survey of design techniques for system-level dynamic power management.IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2000,8(3):299-316 被引量:1
  • 10Helmbold D P,Long D E,Sherrod B.A dynamic disk spindown technique for mobile computing//Proceedings of the 2nd Annual ACM International Conference on Mobile Com puting and Networking.New York,1996:130-142 被引量:1

共引文献11

同被引文献9

  • 1JEON H J, KIM Y B, CHOI M. Standby leakage power reduction technique for nanoscale CMOS VLSI systems[ J]. IEEE Trans on In- strumentation and Measurement,2010 ,59 ( 5 ) : 1127-1133. 被引量:1
  • 2YU Jun-bo, ZHOU Qiang, Qu Gang, et al. Behavioral level dual- Vth design for reduced leakage power with thermal awareness [ C ]// Proc of Design, Automation & Test in Europe Conference & Exhibi- tion. 2010 : 1261 - 1266. 被引量:1
  • 3SAINI P. Leakage power reduction in CMOS VLSI circuits[ J]. Inter- national Journal of Computer Applications,2012,55 ( 8 ) :42- 48. 被引量:1
  • 4CHABINI N, BELKOUCH S. An algorithm for reducing leakage pow- er dissipation in combinational digital designs using dual threshold vohages[C]//Proc of IEEE International Conference on Multimedia Computing and Systems. 2011 : 1-6. 被引量:1
  • 5KULKARNI S H,SYLVESTER D M,BLAAUM D T. Design-time op- timization of post-silicon tuned circuits using adaptive body bias [ J ]. Computer-Aided Design of integrated Circuits and Systems, 2008,27(3 ) :481-494. 被引量:1
  • 6LIN Tao, DONG She-qin, CHEN Song, et al. Novel and efficient min cut based voltage assignment in gate level[ C ]//Proc of Interna- tional Symposium on Quality Electronic Design. 2011:1-6. 被引量:1
  • 7高丹,刘海涛.CMOS数字电路低功耗的层次化设计[J].微电子学与计算机,2008,25(1):100-103. 被引量:11
  • 8李先锐,葛海波,来新泉,李玉山.芯片动态门限静态功耗的优化技术[J].电子科技大学学报,2009,38(3):443-446. 被引量:2
  • 9王冠军,周勇,赵莹,王茂励.VLSI电路低功耗设计研究进展[J].微电子学,2011,41(2):279-284. 被引量:4

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部