期刊文献+

一种可测性调度分配方法

A Scheduling and Allocation Method for Testability
下载PDF
导出
摘要 提出一种基于演化算法的可测性调度分配方法。应用演化算法,在调度和分配过程中研究电路的可测性设计。该方法的贡献是:给出了三个可测性准则;设计了可测性目标函数;提出了一种新颖的演化编码和演化操作,提高了搜索速度和解的质量。实验结果验证了该方法的可行性。 A scheduling and allocation method for testability based on evolutionary algorithm was proposed, in which design for testability of integrated circuits was taken into consideration throughout scheduling and module and register allocation. In this technique, three rules of testability are given, an objective function for testability is designed, novel evolutionary coding and evolutionary operators are proposed, thereby improving search speed and solution quality. Experimental results demonstrate the feasibility of this method for testability.
作者 孙强 马光胜
出处 《微电子学》 CAS CSCD 北大核心 2009年第1期116-119,共4页 Microelectronics
基金 国家自然科学基金资助项目(60273081)
关键词 可测性设计 演化算法 调度 分配 Design for testability Evolutionary algorithm Scheduling Allocation
  • 相关文献

参考文献9

  • 1LI L, WEI S-J, YANG Z-L. Heuristic methods for testability register binding [C] // Proc 3rd Int Conf ASIC. Beijing, China 1998: 472-474. 被引量:1
  • 2SUN Q, ZHOU T, LI H-J. A novel register allocation algorithm for testability [J]. Tsinghua Science and Technology, 2007, 12(S1):57-60. 被引量:1
  • 3SAFARI S, JAHANGIR A H, ESMAEILZADEH H. A parameterized graph-based framework for high-level test synthesis [J]. VLSI J Integration, 2006, 39(4) : 363-381. 被引量:1
  • 4JAEWON S, TAEWHAN K, PREETI R P. An integrated algorithm for memory allocation and assignment in high-level synthesis [C] // Proc 39th Conf Des Autom. New York, USA. 2002; 608-611. 被引量:1
  • 5HERMANANI H, SALIBA R. An evolutionary algorithm for the testable allocation problem in high-level synthesis [J]. J Circ Syst Comp, 2005, 14(2) : 347- 366. 被引量:1
  • 6HARMANANI H, AOUNI H. An incremental approach for test scheduling and synthesis using genetic algorithms [C] //Proc 2nd IEEE NEWCAS. Montreal, Canada. 2004: 69-72. 被引量:1
  • 7DHODHI M, HIELSCHER F. Datapath synthesis using a problem space genetic algorithm [J]. IEEE Trans ICCAD, 1995, 14: 934. 被引量:1
  • 8HARIYAMA M, AOYAMA T, KAMEYAMA M. Genetic approach to minimizing energy consumption of VLSI processors using multiple supply voltages [J]. IEEE Trans Computers, 2005, 54(6): 642-650. 被引量:1
  • 9LEE M T-C. High-level test synthesis of digital VLSI circuits[M]. Norwood, MA, USA: Artech House, 1997. 被引量:1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部