期刊文献+

Modeling and analysis of power extraction circuits for passive UHF RFID applications 被引量:1

Modeling and analysis of power extraction circuits for passive UHF RFID applications
原文传递
导出
摘要 Modeling and analysis of far field power extraction circuits for passive UHF RF identification (RFID) applications are presented. A mathematical model is derived to predict the complex nonlinear performance of UHF voltage multiplier using Schottky diodes. To reduce the complexity of the proposed model, a simple linear approximation for Schottky diode is introduced. Measurement results show considerable agreement with the values calculated by the proposed model. With the derived model, optimization on stage number for voltage multiplier to achieve maximum power conversion efficiency is discussed. Furthermore, according to the Bode-Fano criterion and the proposed model, a limitation on maximum power up range for passive UHF RFID power extraction circuits is also studied. Modeling and analysis of far field power extraction circuits for passive UHF RF identification (RFID) applications are presented. A mathematical model is derived to predict the complex nonlinear performance of UHF voltage multiplier using Schottky diodes. To reduce the complexity of the proposed model, a simple linear approximation for Schottky diode is introduced. Measurement results show considerable agreement with the values calculated by the proposed model. With the derived model, optimization on stage number for voltage multiplier to achieve maximum power conversion efficiency is discussed. Furthermore, according to the Bode-Fano criterion and the proposed model, a limitation on maximum power up range for passive UHF RFID power extraction circuits is also studied.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2009年第1期90-99,共10页 半导体学报(英文版)
基金 supported by the High Technology Research and Development Program of Tianjin (No. 05YFGZGX02300)
关键词 power extraction circuits passive UHF RFID MODEL voltage multiplier power conversion efficiency power up range power extraction circuits passive UHF RFID model voltage multiplier power conversion efficiency power up range
  • 相关文献

参考文献29

  • 1Finkenzeller K. RFID handbook: radio-frequency identification fundamentals and applications. 2nd ed. New York: Wiley, 2003. 被引量:1
  • 2De Vita G, Iannaccone G. Design criteria for the RF section of UHF and microwave passive RFID transponders. IEEE Trans Microw Theory Tech, 2005, 53 (9): 2978. 被引量:1
  • 3Curty J P, Joehl N, Dehollain C, et al. Remotely powered addressable UHF RFID integrated system. IEEE J Solid-State Circuits, 2005, 40 (11): 2193. 被引量:1
  • 4Karthaus U, Fischer M. Fully integrated passive UHF RFID transponder IC with 16.7-μW minimum RF input power. IEEE J Solid-State Circuits, 2003, 38(10): 1602. 被引量:1
  • 5Dickson J F. On-chip high-voltage generation in NMOS integrated circuits using an improved voltage multiplier technique. IEEE J Solid-State Circuits, 1976, 11(3): 374. 被引量:1
  • 6Bergeret E, Gaubert J, Pannier P, et al. Modeling and design of CMOS UHF voltage multiplier for RFID in an EEPROM compatible process. IEEE Trans Circuits Syst Ⅱ: Express Briefs, 2007, 54(10): 833. 被引量:1
  • 7Curty J P, Joehl N, Krummenacher F, et al. A model for μ-power rectifier analysis and design. IEEE Trans Circuits Syst: Ⅰ Reg Papers, 2005, 52(12): 2771. 被引量:1
  • 8Umeda T, Yoshida H, Sekine S, et al. A 950-MHz rectifier circuit for sensor network tags with 10-m distance. IEEE J Solid- State Circuits, 2006, 41:35. 被引量:1
  • 9Bergeret E, Gaubert J, Pannier R Standard CMOS voltage multipliers architectures for UHF RFID applications: study and implementation. IEEE International Conference on RFID, 2007: 115. 被引量:1
  • 10Yi J, Ki W H, Tsui C Y. Analysis and design strategy of UHF micro-power CMOS rectifiers for micro-sensor and RFID applications. IEEE Trans Ckts & Sys, Part Ⅰ, 2007, 54(1): 153. 被引量:1

同被引文献4

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部