期刊文献+

通信系统中差分型电荷泵锁相环 被引量:1

Difference of charge pump PLL design in communication system
下载PDF
导出
摘要 高性能的锁相环芯片,是当今通信领域研究的一个重点。通过改进普通型电荷泵锁相环电路模块,设计出一种带有共源共栅电流源的差分型电荷泵锁相环,使之有效地控制时钟馈通、电流不匹配、电荷注入和电荷共享等非理想效应,保证电荷泵的充放电速度更快、抖动更低。仿真结果表明,该设计实现了快锁低抖特性。 The design high-performance PLL chip is the key to the field of current communication system. An improvement in a general-charge pump module results in the differential charge pump PLL with cascode current source, which minimizes the current failure to matching, charge injection and charge sharing and other non-ideal effects and affords much faster and lower jitter charge and discharge by the charge pump. The simulation result shows that it has a fast lock and low jitter character.
作者 江晓林 苗雨
出处 《黑龙江科技学院学报》 CAS 2008年第6期426-429,共4页 Journal of Heilongjiang Institute of Science and Technology
关键词 电荷泵 锁相环 压控振荡器 charge pump PLL VCO
  • 相关文献

参考文献6

二级参考文献19

  • 1李肃刚,杨志家.一种改进的全数字锁相环设计[J].微计算机信息,2005,21(09S):42-43. 被引量:20
  • 2Razavi B.RF Microelectronics[M].USA:Prentice Hall PTR,1998,270-277. 被引量:1
  • 3KeliuShu.A 2.4-GHz Monolithic Fractional-N Frequency Synthesizer with Robust Phase-Switching Prescaler and Loop Capacitance Multiplier[J].IEEE Journal of Solid-State Circuits,June 2003,38(6):866-874. 被引量:1
  • 4Sam Yinshang Sun.An Analog PLL-Based Clock and Data Recovery Circuit with High Input Jitter Tolerance[J].IEEE Journal of Solid-State Circuits,April 1989,SC-24,325-330. 被引量:1
  • 5Adrian Maxim.A 2-5GHz Low Jitter 0.13μm CMOS PLL Using a Dynamic Current Matching Charge-Pump and a Noise Attenuating Loop-Filter[C].In:IEEE 2004 Custom Integrated Circuits Conference:147-150. 被引量:1
  • 6Floydm.Gardner.Phaselock Techniques[M].USA:A Wiley-Interscience Publication,1979,second edition,9-24. 被引量:1
  • 7Floydm.Gardner.Charge-Pump Phase-Lock Loops[J].IEEE Transactions on Communications,November 1980,COM-28(11):1849-1858. 被引量:1
  • 8Hung Chih-Ming.A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-Locked Loop[J].IEEE Journal of Solid-State Circuits,April 2002,37(4):521-525. 被引量:1
  • 9Rategh H R,Samavati H and Lee T H.A 5-GHz 32-mW CMOS Frequency Synthesizer with anInjection Locked Frequency Divider[C].In:Proc.IEEE Symp VLSI Circuits,June 1999:113-116. 被引量:1
  • 10DUFFING G.Erzwungene schwingungen bei ver(a)nderlicher eigenfrequenz und ihre technische bedeutung[M].Vieweg,1918. 被引量:1

共引文献13

同被引文献4

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部