期刊文献+

A 3V 5.88mW 13b 400kHz Sigma-Delta Modulator with 84dB Dynamic Range

84dB动态范围13b/400kHz/3V/5.88mW ΣΔ模数转换器(英文)
原文传递
导出
摘要 This paper introduces a high-revolution,200kHz signal bandwidth EA modulator for low-IF GSM receivers that adopts a 2-1 cascaded single-bit structure to achieve high linearity and stability. Our design is realized in a standard 0.18μm CMOS process with art active area of 0.5mm× 1.1mm.The EA modulator is driven by a single 19.2MHz clock signal and dissipates 5.88mW from 3V power supply. The experimental results show that,with an oversampling ratio of 48, the modulator achieves a 84.4dB dynamic range,73.8dB peak SNDR, and 80dB peak SNR in the signal bandwidth of 200kHz. 介绍了一个200kHz信号带宽、用于低中频结构GSM射频接收机的高精度ΣΔ调制器.为了达到高线性和稳定性,调制器采用2-1级联单比特的结构实现.电路在0.18μmCMOS工艺下流片验证,核心面积为0.5mm×1.1mm.调制器工作在19.2MHz的采样频率,在3V电源电压下功耗为5.88mW.测试结果表明,在200kHz信号带宽,过采样率为64的条件下,调制器达到84.4dB动态范围,峰值SNDR达到73.8dB,峰值SNR达到80dB.
作者 李卓 杨华中
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2008年第11期2232-2237,共6页 半导体学报(英文版)
关键词 cascaded sigma-delta modulator analog-digital converter switched-capacitor circuits operational amplifiers CMOS analog integrated circuits 级联ΣΔ调制器 模数转换器 开关电容 运算放大器 CMOS模拟积分电路
  • 相关文献

参考文献9

  • 1Chao K C H,Nadeem S,Lee W L,et al. A higher order topology for interpolative modulators for oversampling AID conversion. IEEE Trans Circuits Syst, 1990,37(3) :309 被引量:1
  • 2Yin G,Stubbe F, Sansen W. 16-b 320-kHz CMOS A/D converter using two-stage third-order ΣΔ noise shaping. IEEE J Solid-State Circuits, 1993,28 (6): 640 被引量:1
  • 3Mitteregger G, Ebner C, Mechnig S, et al. A 20-mW 640-MHz CMOS continuous-time sigma-delta ADC with 20-MHz signal bandwidth,80-dB dynamic range and 12-bit ENOB. IEEE J Solid- State Circuits,2006,41(12) :2141 被引量:1
  • 4Tan N, Eriksson S. A low-voltage switched-current delta-sigma modulator. IEEE J Solid-State Circuits, 1995,30(5) :599 被引量:1
  • 5Grilo J,Galton I, Wang K, et al. A 12-mW ADC delta-sigma modulator with 80dB of dynamic range integrated in a single-chip bluetooth transceiver. IEEE J Solid-State Circuits, 2002,37 (3) : 271 被引量:1
  • 6Cherry J A,Snelgrove W M. Continuous-time delta-sigma modulators for high-speed A/D conversion, theory, practice and fundamental performance limits. Boston: Kluwer Academic Publishers, 2000 被引量:1
  • 7Guiliou Y L, Marie H, Gamand P, et al. Biasing technique for high dynamic range low oversampling ratio continuous-time ΣΔ modulators without calibration. IEEE Electron Lett, 2003, 39 (25) : 1792 被引量:1
  • 8Rabii S, Wooley B A. The design of low-voltage,low-power sigmadelta modulators. Boston : Kluwer Academic Publishers, 1999 被引量:1
  • 9Ahuja B K, An improved frequency compensation technique for CMOS operational amplifiers. IEEE J Solid-State Circuits, 1983, 18(6) :629 被引量:1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部