期刊文献+

一种基于跨导电流比-反型系数-过驱动电压的设计方法 被引量:3

A g_m/I_D-IC-V_(on) Based Design Methodology and Its Application
下载PDF
导出
摘要 提出了一种基于MOSFET反型系数(Inversion Coefficient)且适合于MOSFET工作在任何反型区的模拟集成电路的设计方法。对于一定工艺的深亚微米模拟集成电路,结合查表法进行的手工估算值与仿真值的误差可控制在±10%左右。该方法尤其适用于低压、低功耗设计。 A new analog IC design methodology was presented based on inversion coefficient of MOSFET, which was suitable for all operation regions of MOSFET. For certain deep submicron analog IC, the difference of values estimated by manual calculation based on the look-up-table method from those computed by simulation can be controlled to about ±10%. It is specifically aimed at designing low-voltage/low-power CMOS analog ICs.
出处 《微电子学》 CAS CSCD 北大核心 2008年第5期656-659,678,共5页 Microelectronics
关键词 跨导电流比 反型系数 MOSFET 模拟集成电路 Transconductance-current ratio Inversion coefficient MOSFET Analog IC
  • 相关文献

参考文献7

  • 1The EKV MOSFET model for circuit simulation [EB/ OL]. http://www. wpfl. ch/ekv/model. html. 被引量:1
  • 2KAYAL M, BLAC-OJEVIC M. Design methodology based on the analog blocks retargeting from bulk to FD SOI using EKV model [C]// MIXDES 2006. Gdynia, Poland. 2006. 131-135. 被引量:1
  • 3COMER D J. Operation of analog MOS circuits in the weak or moderate inversion region [J]. IEEE Trans Education, 2004, 47(4): 430-435. 被引量:1
  • 4SILVEIRA F, FLANDRE D, JESPERS PG A. A gm/ ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a siliconon-insulator micropower OTA [J]. IEEE J Sol Sta Circ, 1996, 31(9): 1314-1319. 被引量:1
  • 5TERRY S C, ROCHELLE J M, BINKLEY D M, et al. Comparison of a BSIM3V3 and EKV MOSFET model for 0. 5 μm CMOS process and implications for analog circuit design [J]. IEEE Trans Nucl Sci, 2003,50(4): 915-920. 被引量:1
  • 6ALLEN P E.CMOS模拟集成电路设计[M].第二版.冯军,译.北京:电子工业出版社,2005:218-224. 被引量:1
  • 7易清明,张静,石敏.低功耗CMOS集成运算放大器的研究与设计[J].微电子学,2007,37(3):414-416. 被引量:18

二级参考文献4

共引文献17

同被引文献17

  • 1陈德斌,常昌远.基于gm/ID参数的运算放大器设计[J].电脑知识与技术(过刊),2007(16):1020-1022. 被引量:3
  • 2张相军,刘汉奎,徐殿国,莫桂林.汽车HID电子镇流器高压启动电路及控制策略[J].高电压技术,2006,32(7):102-104. 被引量:5
  • 3徐峰,常玉春,田小建,杜国同.PWM/PFM混合控制DC-DC变换器芯片的设计[J].微电子学,2006,36(5):662-665. 被引量:13
  • 4RIBNER D B, COPELAND M A. Design techniques for cascoded CMOS op-amps with improved PSRR and common-mode input range [J]. IEEE J Sol Sta Circ, 1984, 19 (6). 919-925. 被引量:1
  • 5AHUJA B K. An improved frequency compensation technique for CMOS operational amplifiers [J]. IEEE J Sol Sta Circ, 1983, 18(6): 629-933. 被引量:1
  • 6MIKKO L, JUHA K. PSRR improvement technique for amplifier with Miller capacitor [C]// Int Syrup Cite and Syst. 2006, 1394-1397. 被引量:1
  • 7STEYAERT M S J, SANSEN W M C. Power supply rejection ratio in operational transconductance amplifiers [J]. IEEE Trans Circ and Syst, 1990, 37 (9): 1077-1084. 被引量:1
  • 8ROSLAK J , WALLASCHEK J. Active lighting systems for improved road safety [C]//Proc IEEE Intelligent Vehicles Syrup. Parma, Italy. 2004: 682-685. 被引量:1
  • 9AZCONDO F J, ZANE R , BRANAS C. Design of resonant inverters for optimal efficiency over lamp life in electronic ballast with phase control [J]. Power Electron, 2007, 22(3):815-823. 被引量:1
  • 10LIN R-L, WANG Z-Q. 2. 65 MHz self-oscillating electronic ballast with constant-lamp-current control for metal halide lamp[J]. Power Electron, 2007, 22 (3) : 839-844. 被引量:1

引证文献3

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部