期刊文献+

面向SoC的数字音频解码系统设计方法 被引量:8

SoC-oriented Design Methodology of Digital Audio Decoding System
下载PDF
导出
摘要 提出了一种将软件编程的灵活性和硬件模块的复用性相结合的设计方法,实现兼容多个音频解码的嵌入式音频解码系统。以软硬件协同设计的思想实现系统设计,建立了合理的系统框架和音频子系统的软硬件划分方案。本解码系统完成了实时音频解码,又保证标准音频解码器的精度要求。该设计方法通过了RTL验证和ADS(ARM Developer Suit)软件仿真,并在ARM7(Samsung SC44B0)和Xilinx Vertex Ⅱ FPGA(XC2V2000-6BG575C)的联合平台上得到了实时验证,达到了设计效果。 To satisfy the requirements of both programmability and reusability, a design methodology to implement a compatible embedded digital audio decoding subsystem is proposed. With the SW/HW (software/hardware) codesign strategies, a way to set up the system frame and SW/HW architecture of the audio decoding subsystem is introduced. Based on the algorithm analysis and design strategies, the system could achieve real-time requirement, and the requirement of precision is fully satisfied. An evaluated ARMT+FPGA platform is set up to test the chip with verification of RTL, software simulation based on ADS(ARM Developer Suit). The expected effect which is shown by the verification of demo chip is obtained.
出处 《电声技术》 2008年第8期72-76,共5页 Audio Engineering
关键词 音频解码 SOC 软硬件协同设计 MP3 AAC 反量化 audio decoding SoC SW/HW codesign MP3 AAC requantization
  • 相关文献

参考文献21

  • 1YEN C-H, LIN Y-S, WU B-F. A low-complexity MP3 algorithm that uses a new rate control and a fast dequantization[J]. IEEE Trans. on Consumer Electronics,2005, 51 (2) :571-579. 被引量:1
  • 2BANG K H, JEONG N H, KIM J S, et al. Design and VLSI implementation of a digital audio-specific DSP core for MP3/AAC[J]. IEEE Trans. on Consumer Electronics, 2002,48 (3) : 790-795. 被引量:1
  • 3Analog Device. ADSP2181 User Manual[EB/OL]. (1998- 09-02)[2008-05-10]. http ://www.analog.com/static/importedfiles/application_notes_legacy/121605947ee_88.pdf. 被引量:1
  • 4HONG S, PARK B, SONG Y. A full accuracy MPEG1 audio layer 3(MP3) decoder with internal data converters[J]. IEEE Trans. on Consumer Electronics,1999,45 (3) :563-566. 被引量:1
  • 5TAKALA J, ROSTROM J, VAARANIEMI T, et al. A low-power MPEG audio layer Ⅲ decoder IC with an integrated digital-to-analog converter[J]. IEEE Trans. on Consumer Electronics, 2000,46 (3) : 896-902. 被引量:1
  • 6TSAI T-H, YANG Y-C, LIU C-N. A hardware/software co-design of MP3 audio decoder[J]. Journal of VLSI Signal Processing Systems, 2005,41 ( 1 ) : 111-127. 被引量:1
  • 7LEE K H, LEE K-S, HWANG T-H. An architecture and implementation of MPEG audio layer Ⅲ decoder using dual-core DSP[J]. IEEE Trans. on Consumer Electronics, 2001,47 (4) :928-933. 被引量:1
  • 8TSAI T H, WU R-J, CHEN L-G. A cost--effective design for MPEG2 audio decoder with embedded RISC core[C]// Proceedings of IEEE workshop on Signal Processing Systems. [S.l.] : IEEE Press, 1999 : 361-369. 被引量:1
  • 9Philips Semiconductors. SAA775x Intemet audio DSP family [EB/OL].(2001-05-02)[2008-05-01]. http://www. semiconductors. philips. com/ acrobat_download / literature / 9397/75008162.pdf. 被引量:1
  • 10SLOSS A,SYMES D,WRIGHT C.ARM嵌入式系统开发:软件设计与优化[M].沈建华,译.北京:北京航空航天大学出版社,2005. 被引量:2

共引文献1

同被引文献32

引证文献8

二级引证文献18

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部