期刊文献+

一种具有高输出精度及电源电压抑制能力的CMOS环形振荡器的设计 被引量:4

The Design of a CMOS Ring Oscillator with Superior Output Accuracy and Resistance to Power Supply Voltage
下载PDF
导出
摘要 振荡器是许多电子系统的主要部分.相对于晶体振荡器,基于CMOS工艺的环形振荡器具有良好的抗震动及抗电磁干扰性能,在车载系统等震动及电磁干扰条件较为严酷的应用场合表现出优势.本文介绍了一种频率为8MHz的CMOS环形振荡器的设计,工作电压范围是2.7~5.5V,工作温度范围是-40~125℃.该振荡器对CMOS环形振荡器的固有缺点进行了针对性的设计.设计中使用的改进的延时单元以及激光校准电路克服了CMOS环形振荡器输出频率片间偏差较大的缺点;使用内部电压源以及电源电压无关的电流源,克服了其易受电源电压影响的弱点.该CMOS振荡器使用HSPICE软件仿真工具设计,并采用UMC0.6um工艺制作,测试验证结果表明,电源电压从2.7V变化到5.5V,振荡器输出频率最大变化范围为±4%. Oscillator is an integral part of many electronic systems. Unlike crystal oscillator circuits, the CMOS ring oscillator is highly resistant to vibration and EMI,this feature makes it a good choice in the high vibrancies or EMI occasions such as automobile environments. An 8 MHz CMOS ring oscillator operates under supply voltage range 2.7-5.5 V and temperature range --40-125℃ is presented. Special design considerations are included for the disadvantage in CMOS ring oscillator. The improved delay cell and la- ser trim circuit increase the output frequency accuracy. The internal power supply and the power supply voltage independent current source reduce CMOS ring oscillator's reliance on power supply voltage. This oscillate circuit is designed with HSPICE tool, and be fabricated in UMC 0.6 um process. Test results illustrate that output frequency vary ±4% from the nominal frequency 8 MHz in the whole power supply voltage range 2.7-5.5 V.
出处 《厦门大学学报(自然科学版)》 CAS CSCD 北大核心 2008年第4期519-523,共5页 Journal of Xiamen University:Natural Science
基金 福建省自然科学基金(2002H020)资助
关键词 环形振荡器 电源电压无关的电流源 内部电压源 输出缓冲 激光校准 ring oscillator power supply voltage independent current source internal power supply output buffer laser trim
  • 相关文献

参考文献8

  • 1Chi Baoyong,Shi Bingxue. A 214 GHz CMOS quadrature voltage-controlled oscillator based on symmetrical spiral inductors and differential diodes[J]. Chinese Journal of Semiconductors, 2002,23(2); 131. 被引量:1
  • 2Razavi Behzad. Design of analog CMOS integrated circuit[M].陈贵灿,译.西安:西安交通大学出版社,2003. 被引量:1
  • 3Iravani K, Miller G. VCOs with very low sensitivity to noise on the power supply[C]// Custom Integrated Circuits Conference. California: Proceedings of the IEEE, 1998:515-518. 被引量:1
  • 4Hajimiri A,Lee T H. General theory of phase noise in electrical oscillators [J]. IEEE Journal of Solid-State Circuits, 1998,33 : 179. 被引量:1
  • 5Razavi Behzad. A study of phase noise in CMOS oscillators[J]. IEEE Journal Solid-State Circuits, 1996,31 (3) 331-343. 被引量:1
  • 6Hajimiri A, Limotyrakis S, Lee T H. Jitter and phase noise in ring oscillators[J]. IEEE Journal of Solid-State Circuits, 1999,34 (6):790. 被引量:1
  • 7王雪艳,朱恩,熊明珍,王志功.11GHz CMOS环形压控振荡器设计[J].Journal of Semiconductors,2005,26(1):187-191. 被引量:7
  • 8Maneatis John G. Low-jitter process-independent DLL and PLL based on self-biased techniques[J]. IEEE Journal of Solid-State Circuits,1996,31(11) : 1723-1732. 被引量:1

二级参考文献11

  • 1Lee T H.The Design of CMOS radio-frequency integrated circuits.Cambirdge:Press of the University of Cambirdge,1998. 被引量:1
  • 2Greshishchev Y M,Schvan P.SiGe clock and data recovery IC with line type PLL for 10-Gb/s SONET application.Proc 1999 Bipolar/BiCMOS Circuits and Technology Meeting,1999:169. 被引量:1
  • 3Wurzer M,et al.40-Gb/s integtated clock and data recovery circuit in a silion bipolar technology.Proc 1999 Bipolar/BiCMOS Circuits and Technology Meeting,1998:136. 被引量:1
  • 4Razavi B.A 3-GHz 25-mW CMOS phase-lock loop.IEEESymposium on VLSI Circuits Digest of Technical Papers,1994:131. 被引量:1
  • 5Anand B A,Razaiv B.A CMOS clock recovery circuit for 2.5-Gb/s NRZ data.IEEE J Solid-State Circuits,2001,36(3):432. 被引量:1
  • 6Hajimiri A,Lee T H.General theory of phase noise in electrical oscillators.IEEE J Solid-State Circuits,1998,33:179. 被引量:1
  • 7Razavi B.A study of phase noise in CMOS oscillators.IEEE J Solid-State Circuits,1996,31:331. 被引量:1
  • 8Hajimiri A,Limotyrakis S,Lee T H.Jitter and phase noise in ring oscillators.IEEE J Solid-State Ciruits,1999,34(6):790. 被引量:1
  • 9Razavi B.Design of analog CMOS integrated circuits.New York:McGraw-Hill Companies,2000?A. 被引量:1
  • 10池保勇,石秉学.A 2.4GHz CMOS Quadrature Voltage-Controlled Oscillator Based on Symmetrical Spiral Inductors and Differential Diodes[J].Journal of Semiconductors,2002,23(2):131-135. 被引量:2

共引文献6

同被引文献26

  • 1朱樟明,杨银堂,尹韬.一种新型低压高精度CMOS电流源[J].西安电子科技大学学报,2005,32(2):174-178. 被引量:7
  • 2冯勇建,胡洪平.一种低功耗CMOS带隙基准电压源的实现[J].微电子学,2007,37(2):231-233. 被引量:16
  • 3RAZAVIB.模拟CMOS集成电路设计[M].陈贵灿,程军,译.西安:西安交通大学出版社,2002:319-320. 被引量:29
  • 4ZHANG Zhao-hua, LIU Li-tian. A novel accelerometer using MOS ring oscillators [ C ]//Proceedings of the 6th International Conference on Solid-State and Integrated-Circuit Technology. Shanghai:[ s. n. ] ,2001:843-846. 被引量:1
  • 5Analog IC Design Tutorial for Schematic Design and Analysis using Spectre [ S ]. Cadence Design Systems, Inc., USA. 被引量:1
  • 6STEELE R V, HAUSKEN T. High-Brightness LED Market Review and Forecast 2009[ R]. Strategies Unlimited,2009. 被引量:1
  • 7BAKER R J, HARRY W U, BOYCE D E. CMOS Circuit Design, Layout and Simulation[ M]. IEEE Press,1998. 被引量:1
  • 8Song F, Yin J, Liao H L, et al. Ultra Low Power Clock Generation Circuit for EPC Standard UHF RFID Transponders [ J]. Electronics Letters, 2008(44) : 199-201. 被引量:1
  • 9EPCglobal Inc. Specification for RFID Air Interface EPCTM Radio-Frequency Identity Protocols Class-1 Generation-2 UHF RFID Conformance Requirements Version 1.0. 2[ S]. Boston: EPCglobal Inc, 2005. 被引量:1
  • 10Impinj Corporation. Gen 2 Tag Clock Rate -- What You Need To Know[ R/OL]. [ 2010-07-15]. http://www, impinj, corn/ WorArea/downloadasset. aspx?id = 2541. 被引量:1

引证文献4

二级引证文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部