1Samsung Electronics. 64Mbit SDRAM 1M× 16Bit×4 Banks Synchronous DRAM LVTTL. Revision 0.1 January 2001. 被引量：1
2G - LINK Technology, GLT5160L16 ADVANCED, 16M(2 -Bank× 524288 - Word × 16 - Bit)Synchronous DRAM Date Sheet. 被引量：1
3Watanabe T, Ayukawa K. Access optimizer to overcome the future walls of embedded DRAMs in the era of systems on silicon[C]. IEEE International ISSCC Digest of Technical, CA, USA, 1999:370-371. 被引量：1
4Miura S. A dynamic-SDRAM-mode-control scheme for low-power system with a 32-bit RISC CPU [C]. International Symposium on Low Power Electronics and Design, CA, USA, 2001:358-363. 被引量：1
5Kim H S, Vajaykrishnan N, Kandemir M, et al. Estimating influence of data layout optimizations on SDRAM energy [C]. International Symposium on ISLPED, New York, NY, USA 2003:40-43. 被引量：1
6Kandemir M, Kadayif I, Sezer U. Exploiting scratchpad memory using presburger formulas [C]. International Symposium on System Synthesis, CA, USA, 2001 : 7-12. 被引量：1
7Mamidipaka M, Dutt N. On-chip stack based memory organization for low powe [C]. Proceedings of the De in Europe Conference and embedded architectures ign Automation and Test Exhibition ( DATE' 3 ), Washington, DC, USA, 2003:V1-1 082 -V1-1 087. 被引量：1
8Schmit H, Thomas D E. Array mapping in behavioral synthesis [C]. International Symposium on System Synthesis, CA, USA, 1995:90-95. 被引量：1
9Chang H K, Lin Y L. Array allocation taking into account SDRAM characteristic [C]. Proceedings of the 2000 Conference on ASP-DAC'00, New York, NY, USA, 2002:497-502. 被引量：1
10Polianskikh B, Zilic Z. New embedded memory architecture for enhanced yield, performance and power consumption[C]. IEEE International Conference on ICECS, Malta, USA, 2001:V2-585-V2-588. 被引量：1
