期刊文献+

滑动窗口应用循环展开及其数据通路生成 被引量:2

Loop Unrolling and Data-Path Generation of Sliding-Window Operation
下载PDF
导出
摘要 滑动窗口广泛应用于图像处理、模式识别和数字信号处理中,它具有数据量大、计算密集等特点.可重构硬件为滑动窗口应用提供了一个灵活高效的实现平台.文中基于一种存储、数据调度模型及其相应的数据通路生成技术,研究循环展开对滑动窗口应用的面积、时钟频率和吞吐率的影响.实验结果表明内层循环展开相对于外层循环展开将带来更大的控制复杂度,增加了对芯片面积的需求,然而外层循环展开需要更多的存储资源保存重用数据;当片内存储模块个数增加到一定规模时,时钟频率将随着循环展开不断降低;不同维度的应用,吞吐率随循环展开提升程度不同. Window operations which are computationally intensive and data intensive are frequently used in image compression, pattern recognition and digital signal processing. Reconfigurable hardware boards provide a convenient and flexible solution to speed up these algorithms. Based on a memory and data schedule method as well as the method of data-path generation, this paper studies the effect of loop unrolling on the area, clock speed and throughput for sliding window operations. The results indicate that due to the unique design of the compilation framework, inner loop unrolling makes the controllers become more complicated than outer loop unrolling and increase more requirements of areas at the same time. However, outer loop unrolling demands more memory elements to keep the reused data. The clock speed begins to decrease when the number of RAM modules extends to a certain size, and the throughput increase in different degrees for different operations.
出处 《计算机学报》 EI CSCD 北大核心 2008年第6期989-997,共9页 Chinese Journal of Computers
基金 国家自然科学基金重点项目(60633050)资助~~
关键词 滑动窗口操作 高级综合 循环展开 数据通路 存储结构 sliding-window operations high level synthesis loop unrolling data-path memory architecture
  • 相关文献

参考文献15

  • 1王海力,边计年,吴强,熊志辉.SoC系统级设计方法与技术[J].计算机辅助设计与图形学学报,2006,18(11):1637-1644. 被引量:8
  • 2Celoxica. Handel-C language reference manual for DK2, 0. document RM-1003-4. 0, 2003.11. 被引量:1
  • 3Mencer O, Pearce D J, Howes L W, Luk W. Design space exploration with a stream compiler//Proceedings of the 2003 IEEE International Conference on Field-Programmable Technology, 2003:270-277. 被引量:1
  • 4Weinhardt M, Luk W. Pipeline vectorization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2001, 20(2): 234-248. 被引量:1
  • 5Frigo J, Gokhale M, Lavenier D. Evaluation of the Streams-C to-FPGA compiler : An applications perspective//Proceedings of the 9th ACM/SIGDA International Symposium on Field Programmable Gate Arrays(FPGA). Monterey, CA, 2001: 134-140. 被引量:1
  • 6Schleupen K, Lekuch S, Mannion R, Guo Z, Najjar W, Vahid F. Dynamic partial FPGA reconfiguration in a prototype microprocessor system//Proceedings of the International Conference on Field Programmable Logic (FPL). Amsterdam, The Netherlands, 2007:533-536. 被引量:1
  • 7Guo Z, Najjar W. A compiler intermediate representation for reconfigurable fabrics//Proceedings of the International Conference on Field Programmable Logic and Applications (FPL 2006). Madrid, Spain, 2006:1-4. 被引量:1
  • 8刘明业,张东晓,许庆平.VHDL高级综合系统设计中某些关键问题的技术决策[J].计算机学报,1997,20(6):501-509. 被引量:13
  • 9So Byoungro, Hall Mary W, Diniz Pedro C. A compiler approach to fast hardware design space exploration in FPGA based systems//Proceedings of the International Conference on Programming Language Design and Implementation (PLDI), Berlin, Germany, 2002. 165-176. 被引量:1
  • 10Cesar Torres-Hutzil, Miguel Arias-Estrada. FPGA-based configurable systolic architecture for window-based image prcessing. EURASIP Journal on Applied Signal Processing 2005, (7): 1024- 1034. 被引量:1

二级参考文献33

共引文献19

同被引文献24

引证文献2

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部