期刊文献+

四阶锁相频率合成器的环路参数设计及仿真 被引量:1

Design and Simulation of Loop Parameters of Four-Order Charge Pump Phase Locked Loop Frequency Synthesizer
下载PDF
导出
摘要 采用三阶环路滤波器的四阶频率合成器比三阶频率合成器能够更好的改善频率合成器的频谱杂散性能,但增加的极点会使得环路滤波器中电阻电容值的优化设计更为复杂。通过对系统的相位裕度、环路带宽、零极点频率等环路参数之间的关系,提出了一种无源环路滤波器优化设计的估算方法,并给出仿真流程。方法从相位裕度和环路带宽出发,通过指定零点和第二个非零极点所需要提供的参考毛刺的衰减程度来得出环路滤波器的各个原件值,简化了优化计算过程。 Four-order frequency synthesizer with three-order loop filter has a better performance in suppressing reference spurs than three -order frequency synthesizer, however, the added pole point makes the calculation of optimization values of capacitors and resisters of loop filter more complex. In this paper, a new calculating approach of passive loop filter of four-order charge pump-phase locked loop frequency synthesizer with simulation procedure is clearly introduced to simplify design process greatly based on relation of loop parameters, such as phase margin, band-width,pole point,zero point and so on. The novel approach starts with phase margin and loop bandwidth, and educes the optimization elements values of loop filter easily through the appointed zero point and the needed attenuation provided by the second nonzero pole point.
出处 《计算机仿真》 CSCD 2008年第5期294-297,共4页 Computer Simulation
关键词 电荷泵锁相环 相位裕度 环路带宽 行为级建模 Charge pump-phase locked loop Phase margin Loop bandwidth Behavioral modeling
  • 相关文献

参考文献6

  • 1Floyd M Gardner. Charge - Pump Phase - Lock Loops [ J ]. IEEE Transactions on communications, November 1980. 1849 -1858. 被引量:1
  • 2Dean Banerjee. PLL Performance Simulation and Design[ M]. 4td Edition. Dogear Publishing, Indianapolis, 2006. 被引量:1
  • 3Woogeun Rhee, et al. A 1.1 - GHz CMOS Fractional - N Fractional Synthesizer with a 3 - b Third - order Modulator [ J ]. IEEE J. Solid - State Circuits, Oct 2000,35 ( 10 ) ? : 1453 - 1460. 被引量:1
  • 4Pavan Kumar Hanumolu, et al. Analysis of Charge - Pump Phase - Locked Loops [ J ]. IEEETrans. on Circuits & Systems - Ⅰ: Regular Papers, 2004, 51 (9) :1665 - 1674. 被引量:1
  • 5R F Behzad Razavi. Microelectronics [ M ]. New Jersey: Prentice - Hall PTR,1998. 被引量:1
  • 6毕查德·拉扎维著.陈贵灿,程军,张瑞智译.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2003. 被引量:7

共引文献6

同被引文献6

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部