期刊文献+

一种多模可编程前置分频器的设计

Design of a Multi-Modulus Programmable Prescaler
下载PDF
导出
摘要 针对目前大多数射频可调谐芯片中前置分频器多为双模结构,设计了一种基于2/3分频单元的可编程多模(64~127)前置分频器。采用0.35μm SiGe BiCMOS工艺,在工作电源电压Vdd=5V,输入频率为2.2GHz的情况下,可实现分频比为64~127之间的可编程多值分频,功耗为37.18mW。 Based on most prescalers in Tuner IC nowadays can only present as dual-modulus but non-programmable structure, a multi-modulus programmable prescaler structure combined with basic 2/3 cell which can achieve divider ratio during 64 - 127 is presented. It is designed by 0. 35 μm SiGe BiCMOS process, and has been simulated under the condition that the supply voltage is 5 V, and the input frequency is 2.2 GHz. The simulating result shows that the prescaler can work well with achieving multi-modulus frequency dividing from 64 to 127, and the whole power dissipation is 37.18 mW.
出处 《电子器件》 CAS 2008年第2期653-656,共4页 Chinese Journal of Electron Devices
关键词 2/3分频功能单元 ECL结构 多模可编程前置分频器 2/3 Divider cell ECL structure multi-modulus programmable prescaler
  • 相关文献

参考文献8

  • 1Xu Yong , Wang Zhigong , Li Zhiqun and Xiong Mingzhen, A Novel High-Speed Lower-Jitter Lower Power-Dissipation Dual- Modulus-Prescaler and Applications in PLL Frequency Synthesizer[J], Chinese Journal Of Semiconductors, Jan. 2005, 26 (1):176-179. 被引量:1
  • 2Herbert Knapp, Josef Bock, Martin Wurzer, Gunter Ritzberger, Klaus Aufinger, and Ludwig Treitinger, 2-GHz/2- mW and 12-GHz/30-mW Dual-Modulus Prescalers in Silicon Bipolar Technology[J],IEEE Journal of Solid State Circuits, September 2001,36(9) : 1420-1423. 被引量:1
  • 3Ng Chong-Chon, Cheng Kwok-Keung M, Ultra Low Power 2.4 GHz 0. 35μm CMOS Dual-Modulus Prescaler Design[J], IEEE Microwave and Wireless Components Letters, February 2006,16(2) : 75-77. 被引量:1
  • 4Vaucher C S and Kasperkovtiz D, A Wide-Band Tuning System for Fully Integrated Satellite Receivers[J]. IEEE Journal of Solid state Circuits,July. 1998,33(7) :987-997. 被引量:1
  • 5Yuan J , Svenssor C. High-speed CMOS circuit technique[J]. IEEE Journal of Solid state Circuits, 1989, 24(2) : 62-70. 被引量:1
  • 6Sung Ki-Hyuk and Kim Lee-Sup,Comments on New Dynamic Flip- Flops for High-Speed Dual-Modulus Prescaler[J]. IEEE Journal of Solid State Circuits, June 2000,35 (6) : 919-920. 被引量:1
  • 7Massimo Alioto and Gaetano Palumbo, Model and Design of Bipolar and MOS Current-Mode Logic[M], Dordrecht, Springer, 2005:119-151. 被引量:1
  • 8Vaucher C S, Architectures for RF Frequency Synthesizers [M], Kluwer Academic Publishers, Boston, Dordrecht, London, 2002 : 138-141. 被引量:1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部