期刊文献+

基于开关阵列的连接单元版图自动生成 被引量:2

Layout Auto-Generation of Interconnection Unit Based on Switch Array
原文传递
导出
摘要 研究了FPGA连接单元的版图自动生成方法,提出了一种用开关阵列结构实现FPGA连接单元版图的新方法,其主要步骤包括:编程连接的均匀化、交界的开关分配、开关与互连线的对应以及线网分裂的通道布线.该方法的优点是能够将连接单元的任意两条互连线进行编程连接,因而具有很好的灵活性.用该方法实现一个48×48的Wilton连接单元,与人工全定制相比版图面积增大12%~30%,大大缩短了版图的设计时间. Method of layout auto-generation of intercormection-unit is studied. A new method of realizing the intercormection-unit layout based on switch array is proposed. The steps of the new method include even distribution of programmable connections, switch allocation of intersect, switch-segment mapping and net splitting channel routing. The advantage of the method is its flexibility to realize programmable connection between any two interconnection lines. The layout of a 48 × 48 Wilton intercormection-unit is demonstrated by using the proposed method, although its area is 12 to 30 percent larger, the time consumed is only a few seconds compared to three days by using fully custom method.
出处 《复旦学报(自然科学版)》 CAS CSCD 北大核心 2008年第1期26-32,39,共8页 Journal of Fudan University:Natural Science
基金 上海应用材料科技合作共同计划资助项目(AM0406)
关键词 集成电路 现场可编程门阵列 连接单元 开关阵列 通道布线 integrated circuits FPGA interconnection unit switch array channel routing
  • 相关文献

参考文献4

  • 1Padalia K, Fung R, Bourgeault M, et al. Automatic transistor and physical design of FPGA tiles from an architectural specification [ EB/OL]. (2003-02-10) [ 2007-01-03 ]. http://www.eecg. toronto.edu/-jayar/pubs/GILES/ GILESFinal.pdf. 被引量:1
  • 2Kafafi N,Bozman K,Wilton S J E. Architectures and algorithms for synthesizable embedded programmable logic cores [EB/OL]. (2003-02-10) [2007-01-03]. http://delivery. acre. org/10.1145/620000/611820/p3-kafafi. pdf. 被引量:1
  • 3Calson I, Andersson S, Natarajan S, et al. A high density, low leakage, 5T SRAM for embedded caches [EB/ OL]. (2004-09-21) [2007-01-03]. http://ieeexplore.ieee. org/iel5/9372/29756/01356656.pdf. 被引量:1
  • 4周电 唐璞山.有向和元向混合图通道布线算法.半导体学报,1986,7(3):292-297. 被引量:1

同被引文献23

  • 1胡欣,来金梅,陈苑锋,王波,童家榕.适用于数据通路的可编程逻辑器件FDP100K软件系统[J].电子学报,2007,35(5):827-832. 被引量:2
  • 2Wu J.Aken'Ova V,Wilton S,et al.SoC implementation issues for synthesizable embedded programmable logic cores[C].Proc IEEE Custom Integrated Circuits Conference,2003:45-48. 被引量:1
  • 3Wilton S,Kafafi N,Wu J,et al.Design considerations for soft embedded progra-mmable logic cores[J].IEEE Journal of Solid-state Circuits,2005,40(2):485-497. 被引量:1
  • 4Kuon I,Egier A,Rose J.Design,layout and verification of an FPGA using automated tools[C].Proc ACM 13th Symposium on FPGA,2005:215-226. 被引量:1
  • 5Aken'Ova V,Saleh R.A"soft++"eFPGA physical design approach with case studies in 180 nm and 90 nm[C].Proc IEEE Computer Society Annual Symposlum on Emerging VLSI Technologies and Architectures,2006:99-103. 被引量:1
  • 6Betz V,Rose J,Marquardt A.(王伶俐,杨萌,周学功,译).深亚微米FPGA结构与CAD设计[M].电子工业出版社,2008. 被引量:1
  • 7Gao Haixia,Yang Yintang,Dong Gang.Theoretical analysis of effect of LUT size on area and delay of FPGA[J].Chinese Journal of Semiconductors,2005,26(5):893-898. 被引量:1
  • 8IEEE.IEEE standard test access port and boundary scan architecture[S]. 被引量:1
  • 9Xie Xiaodong,Li Ping,Ruan Aiwu,et al.Design and implementation of boundary-scan circuit for FPGA[C].Proc ICDT'09,2009:102-106. 被引量:1
  • 10Xie Xiaodong,Li Ping,Ruan Aiwu,et al.A new design methodology for standard cell based PLC[C].Proc ICCCAS'09,2009:267-270. 被引量:1

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部