期刊文献+

基于FPGA的光盘母盘误码率测试仪设计

Design of Bit Error Ratio Tester of DVD Mother Disc Based on FPGA
原文传递
导出
摘要 本文提出了一种利用FPGA来实现DVD光盘母盘误码率检测的仪器设计。该仪器首先将从光盘上读取的串行数据进行串并转换,然后进行EFM+解调。在此基础上,对所得到的数据进行RS误码校验和RS解码,对校验中发生错误的次数进行误码率统计,通过RS解码后的数据,实时获取与当前所显示误码率所对应的物理扇区编号,并通过LCD以曲线和数字方式显示结果。 This paper presents a design for bit error ratio tester of DVD mother disc using FPGA.. This device firstly reads serial signal from disc and changes this signal into parallel signal. Then it needs to realize the EFM+ demodulation of disc-curving serial signal, which transform the disc-curving signal of 16 bits to the 8-bit bytes of each Recording Frame. On this base, it checkouts and decodes the data according to the decoding rule of RS code, computing bit error ratio according to the number of errors during data detecting. After RS decoding, it captures physical sector number corresponding to the current error ratio and shows the result in the manner of curve and number in LCD.
出处 《应用激光》 CSCD 北大核心 2007年第6期487-491,共5页 Applied Laser
关键词 EFM+解调 RS码 DVD光盘母盘 EFM+ demodulation RS code DVD mother disc
  • 相关文献

参考文献6

二级参考文献17

  • 1王新梅 肖国镇.纠错码原理与方法[M].西安:西安电子科技大学出版社,1996.. 被引量:18
  • 2周春华.VCD、DVD、家庭影院[M].西安:西安电子科技大学出版社,.. 被引量:1
  • 3Hsu L S, Reed I S, Truong T K et al.The VLSI implementation of a Reed-Solomon encoder using Berlekamp′s bit-serial multiplier algorithm[J].IEEE Trans Comput,1984,C-33:906-911. 被引量:1
  • 4Hasan M A,Bhargava V K.Architecture for a low comple-xity rate-adaptive Reed-Solomon encoder[J].IEEE Trans Comput,1995,44:938-942. 被引量:1
  • 5Shao H M, Truong T K, Deutsch L J et al.VLSI design of a pipeline Reed-Solomon decoder[J].IEEE Trans Computers,1985,C-34:393-403. 被引量:1
  • 6ERL-HUEI LU,CHIOU-YNG LEE,RON-TSAI.Decoding Algorithm for DEC RS Codes[J].Electronics Letters,2000,6(36):546-548. 被引量:1
  • 7LIN S,KASAM T.Encoding and Decoding of Reed-Solomon Codes in Dual Basis[J].Acta Electronica Sinica,1986 (4):6-20. 被引量:1
  • 8SHAO H M,TRUONG T K,DEUTSCH L J,et al.A VLSI Design of a Pipeline Reed-Solomon Decoder[J].IEEE Trans Comput,1985,C-34 (5):393-403. 被引量:1
  • 9SARWATE D V,SHANBHAG N R.High-Speed Architecture for Reed Solomon Decoder[J].IEEE Trans on VLSI Systems,2001,9 (5):641-645. 被引量:1
  • 10ELWYN R.Berlekamp Bit-Serial Reed-Solomon Encoder[J].IEEE Trans Inform Theory,1982,IT28:869-874. 被引量:1

共引文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部