期刊文献+

基于概率增益的电路划分算法 被引量:4

A Circuit Partition Algorithm Basing on Probability Gain
下载PDF
导出
摘要 该文提出了一种新的划分算法,算法中引入可变线网权重。由于超图(hypergraph)中的线网连接节点数一般多于两个,为了充分将线网增加的权重作用到与该线网相连的所有节点上去,线网增益采用了概率增益模型。该算法与原有算法相比较,可以有效地让电路的划分跳出局部最小,结果有较大的改进,特别是当电路规模比较大的时候,改进更明显。由于采用概率增益模型,出现浮点数,节点增益的存储采用了平衡二叉树(balanced binary tree),因此算法的速度相对于FM算法有所下降,但是时间复杂度仍然接近为线性复杂度,时间复杂度为O(P log2(n))(P为电路所有逻辑单元的引脚数之和,n为电路的逻辑单元数)。 This paper proposes a new partition algorithm. The variable weight of the nets is introduced into the algorithm. Generally, the nodes connected to the nets are more than two in the hypergraph, so the probability gain model is used to enforce the effect of the increased weight of the nets. This algorithm can jump out of local minimal effectively when compared with original algorithm. The improvement is especially obvious for the large-scale circuits. For the gain value of the cell is floating-point, balanced binary tree is used to store the gain value of the cells, so the speed of this algorithm is several times slower than FM algorithm. The time complexity of this algorithm is O(P log2(n))(where P is the sum of the pins of all logic cells of the circuit, and n is the number of the circuit logic cells).
出处 《电子与信息学报》 EI CSCD 北大核心 2007年第11期2762-2766,共5页 Journal of Electronics & Information Technology
基金 国家自然科学基金(60676020) 上海应用材料科技合作共同计划项目(AM0406) 复旦大学青年科学基金(JKH1203001)资助课题
关键词 电路划分 最小割:概率增益 NP-完全问题 Circuit partition Min cut Probability gain NP complete
  • 相关文献

参考文献14

  • 1Kernighan B W and Lin S. An efficient heuristic procedure for partitioning graphs [J]. Bell System Tech. Journal, 1970, 49: 291-307. 被引量:1
  • 2Cong J, Labio W, and Shivakumar N. Multi-way VLSI circuit partitioning based on dual net representation [J]. IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems, 1996, 15: 396-409. 被引量:1
  • 3Karypis G and Kumar V. Parallel multilevel k-way partitioning scheme for irregular graphs [A]. Proceedings of the 1996 ACM/IEEE Conference on Supercomputing, Pennsylvania, CA, 1996: 35-42. 被引量:1
  • 4Saab Youssef G. An effective multilevel algorithm for bisecting graphs and hypergraphs [J]. IEEE Transactions on Computers, 2004, 53: 641-652. 被引量:1
  • 5Wei Y C and Cheng C K. Towards efficient hierarchical designs by ratio cut partitioning [A]. IEEE/ACM International Conference on Computer Aided Design, Santa Clara, CA, 1989: 298-301. 被引量:1
  • 6Chan P, Schlag M, and Zien J. Spectral k-way ratio-cut partitioning and clustering [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 1994, 13: 1088-1096. 被引量:1
  • 7Fiduccia C M and Mattheyses R M. A linear time heuristic for improving network partitions [A]. Proceedings of the 19th Conference on Design Automation, Piscataway, CA, 1982: 175-181. 被引量:1
  • 8Alpert C J and Kahng A B. A general framework for vertex ordering with application to netlist clustering [J]. IEEE Transactions on Very Large Scale Integration Systems, 1996, 4: 240-246. 被引量:1
  • 9Dutt D and Deng W. VLSI circuit partitioning by cluster-removal using iterative improvement techniques [A]. IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, 1996: 194-200. 被引量:1
  • 10Eem C K and Chong J W. An efficient iterative improvement technique for VLSI circuit partitioning using hybrid bucket structures [A]. Proceedings of the ASP-DAC 99 on Design Automation Conference, Wanchai, HK, 1999, 1: 73-76. 被引量:1

同被引文献31

  • 1南国芳,李敏强,寇纪淞.电路划分问题的算法研究与计算机实现[J].计算机工程,2004,30(13):15-17. 被引量:2
  • 2王莉.γ无回路数据库模式的设计方法[J].鞍山科技大学学报,2000,23(3):188-189. 被引量:1
  • 3王红军,陈新,郑德涛.基于超图理论的产品族规划方法[J].中国机械工程,2005,16(13):1133-1137. 被引量:5
  • 4Fiduccia C M, Mattheyses R M. A linear time heuristic for improving network partitions [ C ]//Proceedings of the ACM/IEEE Design Automation Conference. New Jersey: IEEE Press, 1982:175 -181. 被引量:1
  • 5Krishnamurthy B. An improved min -cut algorithm for partitioning VI_SI networks [ J ]. IEEE Transactions on Computers, 1984., 33(5) : 438 -446. 被引量:1
  • 6Sanchis L A. Multiple- way network partitioning[ J]. IEEE Transactions on Computers, 1989, 38( 1 ) : 62 -81. 被引量:1
  • 7Areibi S, Vannelli A. Efficient hybrid search techniques for circuit partitioning[ C ]//IEEE 4th World Muhiconferenee on Circuits, Systems, Communications and Computers. Athens : [ s. n. ], 2000. 被引量:1
  • 8Areibi S M. GRASP: an effective constructive technique for VLSI circuit partitioning[ C]//Proceedings of the IEEE Canadian Conference on Electrical and Computer Engineering. Edmonton: [ s. n. ], 1999:462 -467. 被引量:1
  • 9Li J, Behjat L, Kennings A. Net- cluster: a net- reduction- based clustering preprocessing algorithm for partitioning and placement[J]. IEEE Transactions on CAD of Integrated Circuits and Systems, 2007, 26(4) : 669-679. 被引量:1
  • 10Selvakkumaran N, Karypis G. Multiobjective hypergraph - partitioning algorithms for cut and maximum subdomain - degree minimization [ J ]. IEEE Transactions on CAD of Integrated Circuits and Systems, 2006, 25 (3) : 504 - 517. 被引量:1

引证文献4

二级引证文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部