期刊文献+

基于PSL断言的宽带电路交换芯片验证 被引量:3

Broadband Digital Cross Connection Chip Verification Based on PSL Assertion
下载PDF
导出
摘要 利用基于PSL断言的验证方法验证了宽带电路交换芯片XYDXC160的设计。该芯片单片支持64路2.488Gb/s STM-16帧结构的SDH码流的输入/输出,实现1 024×1 024 STM-1流的无阻塞电路交换。断言技术的引入,降低了验证工作的复杂度,提高了验证的速度和效率,确保了验证工作的质量。 This paper presents a new verification methodology that uses PSL assertion to verify broadband digital cross connection chip XYDXCI60, which supports 64 links SDH traffic of STM-16 frame at a speed of 2.488Gb/s and carries out l 024xl 024 full exchange with the grain of STM-1. By adopting the assertion technology, it successfully deals with the complexity of verification effectively and quickens the verification process.
出处 《计算机工程》 CAS CSCD 北大核心 2007年第14期216-218,235,共4页 Computer Engineering
基金 国家自然科学基金资助重大项目(90207015) 国家"863"计划基金资助重大专项课题"超大规模集成电路设计"(2003AA1Z1190)
关键词 基于断言的验证 同步数字系列 性质描述语言 assertion-based verification synchronous digital hierarchy(SDH) property specification language(PSL)
  • 相关文献

参考文献5

  • 1IEEE P1850 Standard for PSL Property Specification Language[Z].2005-12-02.http://www.eda.org/ieee-1850. 被引量:1
  • 2孙学康, 毛京丽..SDH技术[M],2002.
  • 3杜慧敏,曾泽沧,孟李林,韩俊刚,沈绪榜.建立SDH系列芯片验证平台[J].计算机辅助设计与图形学学报,2004,16(5):678-681. 被引量:5
  • 4Accellera and the Technical Committees of Accellera Organization.Properpecification Language Reference Manual Version1.1[Z].2004.http://www.eda.org/vfv/docs/PSL-v1.1.pdf. 被引量:1
  • 5Ben C,Srinivasan V,Ajeetha K.Using PSL/Sugar for Formal and Dynamic Verification[M].2^nd ed.Los Angeles:VhdlCohen Publishing,2004. 被引量:1

二级参考文献8

  • 1韦乐平.光同步数字传送网[M].北京:北京邮电大学出版社,1998.. 被引量:34
  • 2Peter Jean Mermet,Peter Jean Ashenden,Ralf Seepold.System-on-Chip Methodologies and Design Languages[M].Boston:Kluwer Academic Publishers,2001 被引量:1
  • 3Rindert Schutten,Tom Fitzpatrick.Design for verification[OL].http://www.Synopsys,cos/product/simulation,2004 被引量:1
  • 4Harry Foster,Lionel Benning.Principle of Verifiable Verilog Design[M].Boston:Kluwer Academic Publishers,2000 被引量:1
  • 5Bergeron Janick,Writing Testbenches :Functional Verification of HDL Models[M].Boston:Kluwer Academic Publishers,2000 被引量:1
  • 6Verification Cockpit Methodology Guide[OL].http://www.cadence.com,2001 被引量:1
  • 7Ramesh Sathianathan,Tom Anderson.Assertion methodologies for Verilog design,eedesign[OL].http://www.eedesign.com/isd/feature,2001 被引量:1
  • 8Harry Foster,Claudionor Coelho.Assertions targeting a diverse set of verification tools[A].In:Proceedings of the 10th Annual International HDL Conference,2001.115~122 被引量:1

共引文献4

同被引文献58

引证文献3

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部