摘要
利用计算机软件技术(EDA技术)和FPGA/CPLD的灵活性可以方便快速地设计高速和低速的UART。高速的UART可以用在光纤通信上,低速的UART可以用在FPGA/CPLD和单片机的通信上。设计中包含UART的发送模块、接收模块和波特率发生器,所有功能的实现全部采用VHDL硬件描述语言来进行描述。设计、综合、仿真在QUARTUSII软件开发环境下实现。
Using EDA and the agility of FPGA/CPLD could easily and quickly design the high speed and low speed UART. High speed UART could be used on the optical fibre communication and low speed UART could be used on the communication of FPGA/CPLD with SCM.This design included the transmitter module, the receiver module and the Baudrate Generator. All function were described by VHDL. The implementation of design, simulation and synthesis were completed by the development software of QUARTUS Ⅱ.
出处
《铁路计算机应用》
2006年第10期1-4,共4页
Railway Computer Application
