期刊文献+

Testing Cross-Talk Induced Delay Faults in Digital Circuit Based on Transient Current Analysis 被引量:2

Testing Cross-Talk Induced Delay Faults in Digital Circuit Based on Transient Current Analysis
下载PDF
导出
摘要 The delay fault induced by cross-talk effect is one of the difficult problems in the fault diagnosis of digital circuit. An intelligent fault diagnosis based on IDDT testing and support vector machines (SVM) classifier was proposed in this paper. Firstly, the fault model induced by cross-talk effect and the IDDT testing method were analyzed, and then a delay fault localization method based on SVM was presented. The fault features of the sampled signals were extracted by wavelet packet decomposition and served as input parameters of SVM classifier to classify the different fault types. The simulation results illustrate that the method presented is accurate and effective, reaches a high diagnosis rate above 95%. The delay fault induced by cross-talk effect is one of the difficult problems in the fault diagnosis of digital circuit. An intelligent fault diagnosis based on IDDT testing and support vector machines (SVM) classifier was proposed in this paper. Firstly, the fault model induced by cross-talk effect and the IDDT testing method were analyzed, and then a delay fault localization method based on SVM was presented. The fault features of the sampled signals were extracted by wavelet packet decomposition and served as input parameters of SVM classifier to classify the different fault types. The simulation results illustrate that the method presented is accurate and effective, reaches a high diagnosis rate above 95%.
出处 《Wuhan University Journal of Natural Sciences》 CAS 2006年第6期1445-1448,共4页 武汉大学学报(自然科学英文版)
基金 Supported by the National Natural Science Foun-dation of China (60374008 ,60501022)
关键词 delay fault CROSS-TALK fault localization digital circuit IDDT SVM delay fault cross-talk fault localization digital circuit IDDT SVM
  • 相关文献

参考文献10

  • 1Roy,K,Mak,T M,Wang-Ting,K.Test Consideration for Nanometer-Scale CMOS Circuits[].IEEE Design and Test of Computers.2006 被引量:1
  • 2AARAJ N,NAZER A,CHEHAB A,et al.Transient current testing of dynamic CMOS circuits[].IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems(DFT’’).2004 被引量:1
  • 3Srinivasan,G,Bhattacharya,S,Cherubal,S.Fast Specification Test of TDMA Power Amplifiers Using Transient Current Measurements[].Computer and Digital Techniques.2005 被引量:1
  • 4BHUNIA S,ROY K.A novel wavelet transform-based tran-sient current analysis for fault detection and localization[].IEEE Transactions on Very Large Scale Integration Systems.2005 被引量:1
  • 5ZHOUJ M,XU HB,WANG HJ.A Novel Fault Diagnosis Based on Wavelet Transform of IDDT Waveform[].Proceeding of International Conference on CommunicationsCircuits and SystemsICCCAS.2004 被引量:1
  • 6Ali Chehab,Ayman Kayssi,Anis Nazer,Rafic Makki.An improved method for iDDT testing in the presence of leakage and process variation[].Current and Defect Based Testing DBT Proceedings IEEE International Workshop on.2004 被引量:1
  • 7B.C.Paul,K.Roy.Testing cross-talk induced delay faults in static CMOS circuit through dynamic timing analysis[].Proceedings of International Test Conference.2002 被引量:1
  • 8YAN Weiwu,,SHAO Huihe.Application of support vector machinenonlinear classifier to fault diagnosis[].Proceedings of the thWorld Congress on Intelligent Control and Automation.2002 被引量:1
  • 9DUShuxin,CHENShengtan.Weighted support vector ma-chine for classifications[].IEEE International Confer-ence on SystemsMan and Cybernetics.2005 被引量:1
  • 10Singh A,Arunachalam R.A Novel Algorithmfor Testing Crosstalk Induced Delay Faults in VLSI Circuits[].Pro- ceedingofth International Conference on VLSI Design.2005 被引量:1

同被引文献13

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部